Salih Bayar

Orcid: 0000-0002-4600-1880

According to our database1, Salih Bayar authored at least 20 papers between 2007 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Energy efficiency assessment in advanced driver assistance systems with real-time image processing on custom Xilinx DPUs.
J. Real Time Image Process., October, 2024

An OpenMP-based parallel implementation of image enhancement technique for dark images.
Signal Image Video Process., July, 2024

Real-Time Multi-Learning Deep Neural Network on an MPSoC-FPGA for Intelligent Vehicles: Harnessing Hardware Acceleration With Pipeline.
IEEE Trans. Intell. Veh., June, 2024

Recent advances in Machine Learning based Advanced Driver Assistance System applications.
Microprocess. Microsystems, 2024

Hardware Design of Lightweight Binary Classification Algorithms for Small-Size Images on FPGA.
IEEE Access, 2024

2023
Real-Time Multi-Task ADAS Implementation on Reconfigurable Heterogeneous MPSoC Architecture.
IEEE Access, 2023

2022
Performance Evaluation of Lightweight Cryptographic Algorithms on RISC-V.
Proceedings of the 30th Signal Processing and Communications Applications Conference, 2022

Performance Evaluation of Low-Precision Quantized LeNet and ConvNet Neural Networks.
Proceedings of the International Conference on INnovations in Intelligent SysTems and Applications, 2022

2016
e-Arsiv Fatura icin Aksakliga Dayanikli Dagitik bir Sistem Tasarimi.
Proceedings of the 10th Turkish National Software Engineering Symposium, 2016

E-Fatura Yapisal ve Anlamsal Kontrol Yaziliminin Performans Analizi.
Proceedings of the 10th Turkish National Software Engineering Symposium, 2016

An efficient mapping algorithm on 2-D mesh Network-on-Chip with reconfigurable switches.
Proceedings of the 2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era, 2016

2015
Reconfigurable network-on-chip (NoC) architectures for embedded systems (Gömülü sistemler için yeniden betimlenebilir yonga üstü ağ (YüA) mimarileri)
PhD thesis, 2015

PFMAP: Exploitation of Particle Filters for Network-on-Chip Mapping.
IEEE Trans. Very Large Scale Integr. Syst., 2015

E-belge Uyum Yazılımı Deneyimleri.
Proceedings of the 9th Turkish National Software Engineering Symposium, 2015

Kullanıcı Tarafında eBelge Oluşturma ve Yazdırma Yazılım Deneyimleri.
Proceedings of the 9th Turkish National Software Engineering Symposium, 2015

2014
E-Defter Uygulaması Kapsamında Çok Bileşenli Finansal Raporlama Yazılımı Geliştirme Deneyimleri.
Proceedings of the 8th Turkish National Software Engineering Symposium, 2014

2013
Efficient Implementations of Multi-pumped Multi-port Register Files in FPGAs.
Proceedings of the 2013 Euromicro Conference on Digital System Design, 2013

2012
A dynamically reconfigurable communication architecture for multicore embedded systems.
J. Syst. Archit., 2012

2011
A self-reconfigurable platform for general purpose image processing systems on low-cost spartan-6 FPGAs.
Proceedings of the 6th International Workshop on Reconfigurable Communication-centric Systems-on-Chip, 2011

2007
Exploitation of Run-Time Partial Reconfiguration for Dynamic Power Management in Xilinx Spartan III-based Systems.
Proceedings of the 3rd International Workshop on Reconfigurable Communication-centric Systems-on-Chip, 2007


  Loading...