Sairam Sri Vatsavai
Orcid: 0000-0003-1847-3976
According to our database1,
Sairam Sri Vatsavai
authored at least 17 papers
between 2020 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Mixed Delay/Nondelay Embeddings Based Neuromorphic Computing with Patterned Nanomagnet Arrays.
CoRR, 2024
HEANA: A Hybrid Time-Amplitude Analog Optical Accelerator with Flexible Dataflows for Energy-Efficient CNN Inference.
CoRR, 2024
Proceedings of the SC24-W: Workshops of the International Conference for High Performance Computing, 2024
Scaling Analog Photonic Accelerators for Byte-Size, Integer General Matrix Multiply (GEMM) Kernels.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2024
Proceedings of the 25th International Symposium on Quality Electronic Design, 2024
Proceedings of the 25th International Symposium on Quality Electronic Design, 2024
2023
Proceedings of the 24th International Symposium on Quality Electronic Design, 2023
An Optical XNOR-Bitcount Based Accelerator for Efficient Inference of Binary Neural Networks.
Proceedings of the 24th International Symposium on Quality Electronic Design, 2023
AGNI: In-Situ, Iso-Latency Stochastic-to-Binary Number Conversion for In-DRAM Deep Learning.
Proceedings of the 24th International Symposium on Quality Electronic Design, 2023
A Polymorphic Electro-Optic Logic Gate for High-Speed Reconfigurable Computing Circuits.
Proceedings of the 24th International Symposium on Quality Electronic Design, 2023
SCONNA: A Stochastic Computing Based Optical Accelerator for Ultra-Fast, Energy-Efficient Inference of Integer-Quantized CNNs.
Proceedings of the IEEE International Parallel and Distributed Processing Symposium, 2023
High-Speed and Energy-Efficient Non-Binary Computing with Polymorphic Electro-Optic Circuits and Architectures.
Proceedings of the Great Lakes Symposium on VLSI 2023, 2023
2022
Photonic Reconfigurable Accelerators for Efficient Inference of CNNs With Mixed-Sized Tensors.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022
2021
Exploiting Process Variations to Secure Photonic NoC Architectures From Snooping Attacks.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2021
Silicon Photonic Microring Based Chip-Scale Accelerator for Delayed Feedback Reservoir Computing.
Proceedings of the 34th International Conference on VLSI Design and 20th International Conference on Embedded Systems, 2021
2020
PROTEUS: Rule-Based Self-Adaptation in Photonic NoCs for Loss-Aware Co-Management of Laser Power and Performance.
Proceedings of the 14th IEEE/ACM International Symposium on Networks-on-Chip, 2020
Redesigning Photonic Interconnects with Silicon-on-Sapphire Device Platform for Ultra-Low-Energy On-Chip Communication.
Proceedings of the GLSVLSI '20: Great Lakes Symposium on VLSI 2020, 2020