Sai Vineel Reddy Chittamuru

Orcid: 0000-0002-0918-1755

According to our database1, Sai Vineel Reddy Chittamuru authored at least 22 papers between 2015 and 2022.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2022
Photonic Networks-on-Chip Employing Multilevel Signaling: A Cross-Layer Comparative Study.
ACM J. Emerg. Technol. Comput. Syst., 2022

2021
Exploiting Process Variations to Secure Photonic NoC Architectures From Snooping Attacks.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2021

BPLight-CNN: A Photonics-Based Backpropagation Accelerator for Deep Learning.
ACM J. Emerg. Technol. Comput. Syst., 2021

2018
HYDRA: Heterodyne Crosstalk Mitigation With Double Microring Resonators and Data Encoding for Photonic NoCs.
IEEE Trans. Very Large Scale Integr. Syst., 2018

BiGNoC: Accelerating Big Data Computing with Application-Specific Photonic Network-on-Chip Architectures.
IEEE Trans. Parallel Distributed Syst., 2018

LIBRA: Thermal and Process Variation Aware Reliability Management in Photonic Networks-on-Chip.
IEEE Trans. Multi Scale Comput. Syst., 2018

Securing Photonic NoC Architectures from Hardware Trojans.
Proceedings of the Twelfth IEEE/ACM International Symposium on Networks-on-Chip, 2018

Cross-Layer Thermal Reliability Management in Silicon Photonic Networks-on-Chip.
Proceedings of the 2018 on Great Lakes Symposium on VLSI, 2018

SOTERIA: exploiting process variations to enhance hardware security with photonic NoC architectures.
Proceedings of the 55th Annual Design Automation Conference, 2018

2017
SWIFTNoC: A Reconfigurable Silicon-Photonic Network with Multicast-Enabled Channel Sharing for Multicore Architectures.
ACM J. Emerg. Technol. Comput. Syst., 2017

Analyzing voltage bias and temperature induced aging effects in photonic interconnects for manycore computing.
Proceedings of the ACM/IEEE 2017 International Workshop on System Level Interconnect Prediction, 2017

Improving the Reliability and Energy-Efficiency of High-Bandwidth Photonic NoC Architectures with Multilevel Signaling.
Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip, 2017

Islands of heaters: A novel thermal management framework for photonic NoCs.
Proceedings of the 22nd Asia and South Pacific Design Automation Conference, 2017

2016
SPECTRA: A Framework for Thermal Reliability Management in Silicon-Photonic Networks-on-Chip.
Proceedings of the 29th International Conference on VLSI Design and 15th International Conference on Embedded Systems, 2016

A Comparative Analysis of Front-End and Back-End Compatible Silicon Photonic On-Chip Interconnects.
Proceedings of the 18th System Level Interconnect Prediction Workshop, 2016

Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers.
Proceedings of the Tenth IEEE/ACM International Symposium on Networks-on-Chip, 2016

Process variation aware crosstalk mitigation for DWDM based photonic NoC architectures.
Proceedings of the 17th International Symposium on Quality Electronic Design, 2016

PICO: mitigating heterodyne crosstalk due to process variations and intermodulation effects in photonic NoCs.
Proceedings of the 53rd Annual Design Automation Conference, 2016

Mitigation of homodyne crosstalk noise in silicon photonic NoC architectures with tunable decoupling.
Proceedings of the Eleventh IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, 2016

2015
Crosstalk Mitigation for High-Radix and Low-Diameter Photonic NoC Architectures.
IEEE Des. Test, 2015

Improving crosstalk resilience with wavelength spacing in photonic crossbar-based network-on-chip architectures.
Proceedings of the IEEE 58th International Midwest Symposium on Circuits and Systems, 2015

Reconfigurable Silicon-Photonic Network with Improved Channel Sharing for Multicore Architectures.
Proceedings of the 25th edition on Great Lakes Symposium on VLSI, GLVLSI 2015, Pittsburgh, PA, USA, May 20, 2015


  Loading...