Runchun Wang

According to our database¹, Runchun Wang authored at least 33 papers between 2011 and 2024.

Collaborative distances:

Dijkstra number² of four.
Erdős number³ of four.

Timeline

Legend:

Book

In proceedings

Article

PhD thesis

Dataset

Other

Links

On csauthors.net:

Bibliography

2024

An FPGA Implementation of An Event-Driven Unsupervised Feature Extraction Algorithm for Pattern Recognition.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Symposium on Circuits and Systems, 2024

2021

Live Demonstration: An FPGA-Based Emulation of an Event-Based Vision Sensor Using Commercially Available Camera.

[BibT_eX]

[DOI]

Samalika Lakmali Perera

Ying Xu

André van Schaik

Runchun Wang

Proceedings of the IEEE International Symposium on Circuits and Systems, 2021

2020

Lessons Learned the Hard Way.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Symposium on Circuits and Systems, 2020

2019

CAR-Lite: A Multi-Rate Cochlear Model on FPGA for Spike-Based Sound Encoding.

[BibT_eX]

[DOI]

IEEE Trans. Circuits Syst. I Regul. Pap., 2019

A Binaural Sound Localization System using Deep Convolutional Neural Networks.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Symposium on Circuits and Systems, 2019

Single-Bit-per-Weight Deep Convolutional Neural Networks without Batch-Normalization Layers for Embedded Systems.

[BibT_eX]

[DOI]

Proceedings of the 4th Asia-Pacific Conference on Intelligent Robot Systems, 2019

2018

An Analogue Neuromorphic Co-Processor That Utilizes Device Mismatch for Learning Applications.

[BibT_eX]

[DOI]

Chetan Singh Thakur

Runchun Wang

Tara Julia Hamilton

Ralph Etienne-Cummings

Jonathan Tapson

André van Schaik

IEEE Trans. Circuits Syst. I Regul. Pap., 2018

Large-Scale Neuromorphic Spiking Array Processors: A quest to mimic the brain.

[BibT_eX]

[DOI]

Jennifer Olson Hasler

Ralph Etienne-Cummings

CoRR, 2018

An FPGA-based Massively Parallel Neuromorphic Cortex Simulator.

[BibT_eX]

[DOI]

Runchun Wang

Chetan Singh Thakur

André van Schaik

CoRR, 2018

A Machine Hearing System for Binaural Sound Localization based on Instantaneous Correlation.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

CAR-Lite: A Multi-Rate Cochlea Model on FPGA.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

2017

Neuromorphic Hardware Architecture Using the Neural Engineering Framework for Pattern Recognition.

[BibT_eX]

[DOI]

IEEE Trans. Biomed. Circuits Syst., 2017

2016

A Low Power Trainable Neuromorphic Integrated Circuit That Is Tolerant to Device Mismatch.

[BibT_eX]

[DOI]

IEEE Trans. Circuits Syst. I Regul. Pap., 2016

A stochastic approach to STDP.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Symposium on Circuits and Systems, 2016

Electronic cochlea: CAR-FAC model on FPGA.

[BibT_eX]

[DOI]

Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2016

An SRAM-based implementation of a convolutional neural network.

[BibT_eX]

[DOI]

Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2016

2015

A neuromorphic hardware architecture using the Neural Engineering Framework for pattern recognition.

[BibT_eX]

[DOI]

CoRR, 2015

A Trainable Neuromorphic Integrated Circuit that Exploits Device Mismatch.

[BibT_eX]

[DOI]

CoRR, 2015

An Online Learning Algorithm for Neuromorphic Hardware Implementation.

[BibT_eX]

[DOI]

CoRR, 2015

A neuromorphic hardware framework based on population coding.

[BibT_eX]

[DOI]

Proceedings of the 2015 International Joint Conference on Neural Networks, 2015

A reconfigurable mixed-signal implementation of a neuromorphic ADC.

[BibT_eX]

[DOI]

Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2015

A compact aVLSI conductance-based silicon neuron.

[BibT_eX]

[DOI]

Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2015

2014

Delay learning architectures for memory and classification.

[BibT_eX]

[DOI]

Neurocomputing, 2014

A generalised conductance-based silicon neuron for large-scale spiking neural networks.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014

A compact reconfigurable mixed-signal implementation of synaptic plasticity in spiking neurons.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014

An FPGA design framework for large-scale spiking neural networks.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014

A compact neural core for digital implementation of the Neural Engineering Framework.

[BibT_eX]

[DOI]

Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2014

2013

Synthesis of neural networks for spatio-temporal spike pattern recognition and processing

[BibT_eX]

[DOI]

CoRR, 2013

The Ripple Pond: Enabling Spiking Networks to See.

[BibT_eX]

[DOI]

CoRR, 2013

An improved aVLSI axon with programmable delay using spike timing dependent delay plasticity.

[BibT_eX]

[DOI]

Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013

2012

An aVLSI programmable axonal delay circuit with spike timing dependent delay adaptation.

[BibT_eX]

[DOI]

Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012

DELTRON: Neuromorphic architectures for delay based learning.

[BibT_eX]

[DOI]

Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2012

2011

A programmable axonal propagation delay circuit for time-delay spiking neural networks.

[BibT_eX]

[DOI]

Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011

Runchun Wang

Timeline

Legend:

Links

On csauthors.net:

Bibliography

Loading...