Rubem D. R. Fagundes

According to our database1, Rubem D. R. Fagundes authored at least 14 papers between 2001 and 2014.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2014
An On-Chip Sensor to Monitor NBTI Effects in SRAMs.
J. Electron. Test., 2014

2012
Partitioning Algorithms Analysis for Heterogeneous NoC Based MPSoC.
Proceedings of the 2012 Brazilian Symposium on Computing System Engineering, 2012

Topological impact on latency and throughput: 2D versus 3D NoC comparison.
Proceedings of the 25th Symposium on Integrated Circuits and Systems Design, 2012

Buffer depth and traffic influence on 3D NoCs performance.
Proceedings of the 23rd IEEE International Symposium on Rapid System Prototyping, 2012

2007
A Reed-Solomon Algorithm for FPGA Area Optimization in Space Applications.
Proceedings of the Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007), 2007

2004
Merging a DSP-Oriented Signal Integrity Technique and SW-Based Fault Handling Mechanisms to Ensure Reliable DSP Systems.
J. Electron. Test., 2004

2003
A New On-Line Robust Approach to Design Noise-Immune Speech Recognition Systems.
J. Electron. Test., 2003

Briefing a New Approach to Improve the EMI Immunity of DSP Systems.
Proceedings of the 12th Asian Test Symposium (ATS 2003), 17-19 November 2003, Xian, China, 2003

2002
Automatic Gender Identification by Speech Signal Using Eigenfiltering Based on Hebbian Learning.
Proceedings of the 7th Brazilian Symposium on Neural Networks (SBRN 2002), 2002

Experimental Results of a Recovery Block Scheme to Handle Noise in Speech Recognition Systems.
Proceedings of the 11th Asian Test Symposium (ATS 2002), 18-20 November 2002, Guam, USA, 2002

2001
Summarizing a New Approach to Design Speech Recognition Systems: A Reliable Noise-Immune HW-SW Version.
Proceedings of the 14th Annual Symposium on Integrated Circuits and Systems Design, 2001

Orienting Redundancy and HW/SW Codesign Techniques Towards Speech Recognition Systems.
Proceedings of the 2nd Latin American Test Workshop, 2001

A New Approach to Design Reliable Real-Time Speech Recognition Systems.
Proceedings of the 7th IEEE International On-Line Testing Workshop (IOLTW 2001), 2001

A FPGA-based Viterbi algorithm implementation for speech recognition systems.
Proceedings of the IEEE International Conference on Acoustics, 2001


  Loading...