Rohan Sinha
Orcid: 0000-0002-3606-7181
According to our database1,
Rohan Sinha
authored at least 19 papers
between 2014 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Unpacking Failure Modes of Generative Policies: Runtime Monitoring of Consistency and Progress.
CoRR, 2024
CoRR, 2024
Voltage Mode Charge Pump Regulator with Improved Compensation and Dynamic Body Biasing Scheme.
Proceedings of the 37th International Conference on VLSI Design and 23rd International Conference on Embedded Systems, 2024
Proceedings of the IEEE International Conference on Robotics and Automation, 2024
2023
A Temperature Compensated Voltage Controlled Relaxation Oscillator for Frequency Modulated DC-DC Charge Pump Regulation.
IEEE Trans. Circuits Syst. II Express Briefs, August, 2023
Proceedings of the 62nd IEEE Conference on Decision and Control, 2023
2022
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
Proceedings of the American Control Conference, 2022
2020
A 0.8V Input Charge Pump Circuit with PVT Aware Body Bias Clock Drivers for Powering Non-Volatile Memories.
Proceedings of the 27th IEEE International Conference on Electronics, Circuits and Systems, 2020
2018
IEEE Trans. Circuits Syst. II Express Briefs, 2018
2015
Analysis of stability and different speed boosting assist techniques towards the design and optimization of high speed SRAM cell.
Proceedings of the 19th International Symposium on VLSI Design and Test, 2015
A new row decoding architecture for fast wordline charging in NOR type Flash memories.
Proceedings of the 19th International Symposium on VLSI Design and Test, 2015
2014
Proceedings of the 18th International Symposium on VLSI Design and Test, 2014