Rodolfo Azevedo
Orcid: 0000-0002-8803-0401Affiliations:
- University of Campinas, São Paulo, Brazil
According to our database1,
Rodolfo Azevedo
authored at least 92 papers
between 2000 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
-
on dl.acm.org
On csauthors.net:
Bibliography
2024
IEEE Embed. Syst. Lett., June, 2024
IEEE Access, 2024
Proceedings of the 2024 ACM Virtual Global Computing Education Conference V. 2, 2024
Proceedings of the 2024 on Innovation and Technology in Computer Science Education V. 1, 2024
Proceedings of the 2024 on Innovation and Technology in Computer Science Education V. 2, 2024
2023
Perceptual Learning Modules (PLM) in CS1: a Negative Result and a Methodological Warning.
J. Univers. Comput. Sci., September, 2023
Usabilidade dos Ambientes Virtuais de Aprendizagem Canvas e Blackboard: Caso de estudo em uma Universidade Brasileira.
Revista Brasileira de Informática na Educ., 2023
When Test Cases Are Not Enough: Identification, Assessment, and Rationale of Misconceptions in Correct Code (MC³).
Revista Brasileira de Informática na Educ., 2023
Revista Brasileira de Informática na Educ., 2023
Concurr. Comput. Pract. Exp., 2023
Using Logging-on-Write to Improve Non-Volatile Memory Checkpoints via Processing-in-Memory.
Proceedings of the 35th IEEE International Symposium on Computer Architecture and High Performance Computing, 2023
2022
J. Parallel Distributed Comput., 2022
Proceedings of the 2022 IEEE 34th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), 2022
How much C can students learn in one week? Experiences teaching C in advanced CS courses.
Proceedings of the IEEE Frontiers in Education Conference, 2022
Proceedings of the IEEE Global Engineering Education Conference, 2022
2020
Future Gener. Comput. Syst., 2020
Future Gener. Comput. Syst., 2020
Proceedings of the X Brazilian Symposium on Computing Systems Engineering, 2020
Proceedings of the 33rd Symposium on Integrated Circuits and Systems Design, 2020
Proceedings of the 32nd IEEE International Symposium on Computer Architecture and High Performance Computing, 2020
2019
AVPP: Address-first Value-next Predictor with Value Prefetching for Improving the Efficiency of Load Value Prediction.
ACM Trans. Archit. Code Optim., 2019
A Novel Processor Architecture With a Hardware Microkernel to Improve the Performance of Task-Based Systems.
IEEE Embed. Syst. Lett., 2019
Proceedings of the IX Brazilian Symposium on Computing Systems Engineering, 2019
Towards a Transprecision Polymorphic Floating-Point Unit for Mixed-Precision Computing.
Proceedings of the 31st International Symposium on Computer Architecture and High Performance Computing, 2019
Proceedings of the 2019 ACM Conference on Innovation and Technology in Computer Science Education, 2019
2018
Proceedings of the Symposium on High Performance Computing Systems, 2018
Proceedings of the Symposium on High Performance Computing Systems, 2018
Proceedings of the Symposium on High Performance Computing Systems, 2018
Proceedings of the 49th ACM Technical Symposium on Computer Science Education, 2018
Proceedings of the 30th International Symposium on Computer Architecture and High Performance Computing, 2018
Optically connected and reconfigurable GPU architecture for optimized peer-to-peer access.
Proceedings of the International Symposium on Memory Systems, 2018
2017
HybridVerifier: A Cross-Platform Verification Framework for Instruction Set Simulators.
IEEE Embed. Syst. Lett., 2017
Concurr. Comput. Pract. Exp., 2017
AI Soc., 2017
2016
MPSoCBench: A benchmark for high-level evaluation of multiprocessor system-on-chip tools and methodologies.
J. Parallel Distributed Comput., 2016
Proceedings of the 47th ACM Technical Symposium on Computing Science Education, 2016
Proceedings of the 28th International Symposium on Computer Architecture and High Performance Computing, 2016
Proceedings of the 2016 IEEE International Conference on Electronics, Circuits and Systems, 2016
Proceedings of the 2016 IEEE International Conference on Electronics, Circuits and Systems, 2016
Proceedings of the 27th IEEE International Conference on Application-specific Systems, 2016
2015
Proceedings of the 42nd Annual International Symposium on Computer Architecture, 2015
Proceedings of the 26th IEEE International Conference on Application-specific Systems, 2015
2014
Proceedings of the 26th IEEE International Symposium on Computer Architecture and High Performance Computing, 2014
Proceedings of the XIVth International Conference on Embedded Computer Systems: Architectures, 2014
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2014
2013
J. Syst. Archit., 2013
Proceedings of the 40th Annual International Symposium on Computer Architecture, 2013
2012
Data center power and performance optimization through global selection of P-states and utilization rates.
Sustain. Comput. Informatics Syst., 2012
J. Parallel Distributed Comput., 2012
Proceedings of the 13th Symposium on Computer Systems, 2012
Proceedings of the IEEE 24th International Symposium on Computer Architecture and High Performance Computing, 2012
Proceedings of the 23rd IEEE International Symposium on Rapid System Prototyping, 2012
2011
Ferramenta de apoio para o aprendizado ativo usando dispositivos com caneta eletrônica.
Revista Brasileira de Informática na Educ., 2011
Proceedings of the 22nd IEEE International Symposium on Rapid System Prototyping, 2011
Proceedings of the 2011 IEEE International Symposium on Workload Characterization, 2011
2010
Proceedings of the 2010 International Symposium on Low Power Electronics and Design, 2010
2009
IEEE Trans. Very Large Scale Integr. Syst., 2009
Int. J. High Perform. Syst. Archit., 2009
IEEE Comput. Archit. Lett., 2009
Proceedings of the 22st Annual Symposium on Integrated Circuits and Systems Design: Chip on the Dunes, 2009
Proceedings of the 21st International Symposium on Computer Architecture and High Performance Computing, 2009
2008
Instruction Scheduling Based on Subgraph Isomorphism for a High Performance Computer Processor.
J. Univers. Comput. Sci., 2008
Proceedings of the 20th International Symposium on Computer Architecture and High Performance Computing, 2008
2007
A Flexible Platform Framework for Rapid Transactional Memory Systems Prototyping and Evaluation.
Proceedings of the 18th IEEE International Workshop on Rapid System Prototyping (RSP 2007), 2007
Proceedings of the 2007 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2007), 2007
Proceedings of the 2007 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2007), 2007
Proceedings of the 2007 International Symposium on Low Power Electronics and Design, 2007
2006
Proceedings of the 20th International Parallel and Distributed Processing Symposium (IPDPS 2006), 2006
Proceedings of the 2006 IEEE International Conference on Application-Specific Systems, 2006
2005
Int. J. Parallel Program., 2005
Platform designer: An approach for modeling multiprocessor platforms based on SystemC.
Des. Autom. Embed. Syst., 2005
Des. Autom. Embed. Syst., 2005
Proceedings of the 18th Annual Symposium on Integrated Circuits and Systems Design, 2005
Proceedings of the 2005 International Symposium on System-on-Chip, 2005
Proceedings of the 2005 International Symposium on System-on-Chip, 2005
Proceedings of the Forum on specification and Design Languages, 2005
2004
Proceedings of the 2004 workshop on Computer architecture education, 2004
Proceedings of the 16th Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2004), 2004
Proceedings of the 16th Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2004), 2004
Proceedings of the 16th Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2004), 2004
Proceedings of the 2nd Workshop on Embedded Systems for Real-Time Multimedia, 2004
Proceedings of the 2004 Design, 2004
Proceedings of the 41th Design Automation Conference, 2004
2003
Proceedings of the 15th Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2003), 2003
Proceedings of the 2003 International Symposium on System-on-Chip, 2003
2002
PhD thesis, 2002
2001
Tailoring pipeline bypassing and functional unit mapping to application in clustered VLIW architectures.
Proceedings of the 2001 International Conference on Compilers, 2001
2000
Expression-tree-based algorithms for code compression on embedded RISC architectures.
IEEE Trans. Very Large Scale Integr. Syst., 2000