Roberto d'Amore
Orcid: 0000-0002-3456-0036
According to our database1,
Roberto d'Amore
authored at least 22 papers
between 2000 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
IEEE Access, 2024
2022
High-Speed and High-Temperature Calorimetric Solid-State Thermal Mass Flow Sensor for Aerospace Application: A Sensitivity Analysis.
Sensors, 2022
2021
J. Real Time Image Process., 2021
From Control Requirements to PIL Test: Development of a Structure to Autopilot Implementation.
IEEE Access, 2021
2020
IEEE Trans. Aerosp. Electron. Syst., 2020
Sensors, 2020
2018
Proceedings of the 19th IEEE Latin-American Test Symposium, 2018
Proceedings of the 19th IEEE Latin-American Test Symposium, 2018
Proceedings of the 19th IEEE Latin-American Test Symposium, 2018
2017
Microprocess. Microsystems, 2017
2016
Proceedings of the Annual IEEE Systems Conference, 2016
Proceedings of the International Conference on ReConFigurable Computing and FPGAs, 2016
Impact evaluation of logic blocks configuration on FPGA's soft error rate estimation.
Proceedings of the 2016 IEEE International Conference on Electronics, Circuits and Systems, 2016
2014
Proceedings of the IEEE 5th Latin American Symposium on Circuits and Systems, 2014
2012
Analysis of the error susceptibility of a field programmable gate array-based image compressor through random event injection simulation.
IET Comput. Digit. Tech., 2012
2010
Proceedings of the 23rd Annual Symposium on Integrated Circuits and Systems Design, 2010
2009
IEEE Trans. Instrum. Meas., 2009
2007
Adaptive Kalman Filter for Time Synchronization over Packet-Switched Networks: An Heuristic Approach.
Proceedings of the Second International Conference on COMmunication System softWAre and MiddlewaRE (COMSWARE 2007), 2007
2002
Proceedings of the 15th Annual Symposium on Integrated Circuits and Systems Design, 2002
2001
IEEE Des. Test Comput., 2001
2000
A Bit Scalable Architecture for Fuzzy Processors with Three Inputs and a Flexible Fuzzification Unit.
Proceedings of the 13th Annual Symposium on Integrated Circuits and Systems Design, 2000