Robert Szczygiel
Orcid: 0000-0001-6342-0107
According to our database1,
Robert Szczygiel
authored at least 31 papers
between 2002 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
Proceedings of the 31st International Conference on Mixed Design of Integrated Circuits and System , 2024
Proceedings of the 35th IEEE International Conference on Application-specific Systems, 2024
2023
Single Photon Counting Readout IC With 44 e<sup>-</sup> rms ENC and 5.5 e<sup>-</sup> rms Offset Spread With Charge Sensitive Amplifier Active Feedback Discharge.
IEEE Trans. Circuits Syst. I Regul. Pap., May, 2023
2021
IEEE Trans. Instrum. Meas., 2021
Proceedings of the 28th IEEE International Conference on Electronics, 2021
Proceedings of the 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2021
2019
SPC Pixel IC with 9.4 e<sup>-</sup> rms Offset Spread, 60 e<sup>-</sup> rms ENC and 70 kfps Frame Rate.
Proceedings of the 45th IEEE European Solid State Circuits Conference, 2019
2018
Single Photon-Counting Pixel Readout Chip Operating Up to 1.2 Gcps/mm<sup>2</sup> for Digital X-Ray Imaging Systems.
IEEE J. Solid State Circuits, 2018
Proceedings of the 25th International Conference "Mixed Design of Integrated Circuits and System", 2018
Multithreshold Pattern Recognition Algorithm for Charge Sharing Compensation in Hybrid Pixel Detectors.
Proceedings of the 25th International Conference "Mixed Design of Integrated Circuits and System", 2018
2017
Proceedings of the 24th International Conference Mixed Design of Integrated Circuits and Systems, 2017
Proceedings of the 24th International Conference Mixed Design of Integrated Circuits and Systems, 2017
2015
Proceedings of the 22nd International Conference Mixed Design of Integrated Circuits & Systems, 2015
Design for the testability of the multichannel neural recording and stimulating integrated circuit.
Proceedings of the 22nd International Conference Mixed Design of Integrated Circuits & Systems, 2015
Charge sensitive amplifier for nanoseconds pulse processing time in CMOS 40 nm technology.
Proceedings of the 22nd International Conference Mixed Design of Integrated Circuits & Systems, 2015
Noise optimization of the time and energy measuring ASIC for silicon tracking system.
Proceedings of the 22nd International Conference Mixed Design of Integrated Circuits & Systems, 2015
Digitally assisted low noise and fast signal processing charge sensitive amplifier for single photon counting systems.
Proceedings of the IEEE International Conference on Industrial Technology, 2015
32k Channels readout IC for single photon counting detectors with 75 μm pitch, ENC of 123 e- rms, 9 e- rms offset spread and 2% rms gain spread.
Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2015
2014
Design of system-on-chip in 180 nm technology for multi-channel wireless recording of the nerve tissue electrical activity.
Proceedings of the 21st International Conference Mixed Design of Integrated Circuits and Systems, 2014
Proceedings of the 21st International Conference Mixed Design of Integrated Circuits and Systems, 2014
23552-channel IC for single photon counting pixel detectors with 75 µm pitch, ENC of 89 e<sup>-</sup> rms, 19 e<sup>-</sup> rms offset spread and 3% rms gain spread.
Proceedings of the ESSCIRC 2014, 2014
Proceedings of the 17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2014
Effective noise minimization in multichannel recording circuits processed in modern technologies for neurobiology experiments.
Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2014
2013
FPGA Simulations of Charge Sharing Effect Compensation Algorithms for Implementation in Deep Sub-Micron Technologies.
Proceedings of the 15th International Conference on Computer Modelling and Simulation, 2013
Dual stage charge-sensitive amplifier with constant-current feedback for Time-over-Threshold processing dedicated for silicon strip detectors.
Proceedings of the 20th International Conference Mixed Design of Integrated Circuits and Systems, 2013
2012
Design and measurements of low power multichannel chip for recording and stimulation of neural activity.
Proceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society, 2012
2011
A low noise, Fast Pixel Readout IC working in single photon counting mode with energy window selection in 90 nm CMOS.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011
Comparision of two different architectures of multichannel readout ASICs for neurobiological experiments.
Proceedings of EUROCON 2011, 2011
Development of a fast readout chip in deep submicron technology for pixel hybrid detectors.
Proceedings of the 20th European Conference on Circuit Theory and Design, 2011
Tuning the low cut-off frequency in multichannel neural recording amplifiers by the on-chip correction DACs.
Proceedings of the 20th European Conference on Circuit Theory and Design, 2011
2002
Microelectron. Reliab., 2002