Robert Havreluk
According to our database1,
Robert Havreluk
authored at least 3 papers
between 2004 and 2008.
Collaborative distances:
Collaborative distances:
Timeline
2004
2005
2006
2007
2008
0
1
2
1
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2008
A 500 MHz Random Cycle, 1.5 ns Latency, SOI Embedded DRAM Macro Featuring a Three-Transistor Micro Sense Amplifier.
IEEE J. Solid State Circuits, 2008
2007
A 500MHz Random Cycle 1.5ns-Latency, SOI Embedded DRAM Macro Featuring a 3T Micro Sense Amplifier.
Proceedings of the 2007 IEEE International Solid-State Circuits Conference, 2007
2004
IEEE J. Solid State Circuits, 2004