Robert C. N. Pilawa-Podgurski
Orcid: 0000-0002-5360-5906Affiliations:
- University of California, Berkeley, USA
- University of Illinois, Urbana-Champaign, USA (former)
- MIT, Cambridge, MA, USA (PhD 2012)
According to our database1,
Robert C. N. Pilawa-Podgurski
authored at least 17 papers
between 2012 and 2021.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2021
A 91.15% Efficient 2.3-5-V Input 10-35-V Output Hybrid Boost Converter for LED-Driver Applications.
IEEE J. Solid State Circuits, 2021
Quad Gate-Driver Controller with Start-Up and Shutdown for Cascaded Resonant Switched-Capacitor Converter.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2021
2020
A Three-Level Boost Converter With Full-Range Auto-Capacitor-Compensation Pulse Frequency Modulation.
IEEE J. Solid State Circuits, 2020
Hybrid Dickson Switched-Capacitor Converter With Wide Conversion Ratio in 65-nm CMOS.
IEEE J. Solid State Circuits, 2020
A 91% efficient 30V hybrid boost-SC converter based backlight LED driver in 180nm CMOS.
Proceedings of the 2020 IEEE Custom Integrated Circuits Conference, 2020
2019
2018 IEEE Education Society Awards, 2018 Frontiers in Education Conference Awards, and Selected IEEE Awards.
IEEE Trans. Educ., 2019
An 83mA 96.8% Peak Efficiency 3-Level Boost Converter with Full-Range Auto-Capacitor-Calibrating Pulse Frequency Modulation.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2019
2018
A 10-MHz 2-800-mA 0.5-1.5-V 90% Peak Efficiency Time-Based Buck Converter With Seamless Transition Between PWM/PFM Modes.
IEEE J. Solid State Circuits, 2018
2017
10.3 A 94.2%-peak-efficiency 1.53A direct-battery-hook-up hybrid Dickson switched-capacitor DC-DC converter with wide continuous conversion ratio in 65nm CMOS.
Proceedings of the 2017 IEEE International Solid-State Circuits Conference, 2017
A 10MHz 2mA-800mA 0.5V-1.5V 90% peak efficiency time-based buck converter with seamless transition between PWM/PFM modes.
Proceedings of the 2017 IEEE Custom Integrated Circuits Conference, 2017
Proceedings of the 2017 American Control Conference, 2017
2016
Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks.
Proceedings of the 49th Annual IEEE/ACM International Symposium on Microarchitecture, 2016
2015
A 4-Phase 30-70 MHz Switching Frequency Buck Converter Using a Time-Based Compensator.
IEEE J. Solid State Circuits, 2015
12.2 A1.8V 30-to-70MHz 87% peak-efficiency 0.32mm<sup>2</sup> 4-phase time-based buck converter consuming 3μA/MHz quiescent current in 65nm CMOS.
Proceedings of the 2015 IEEE International Solid-State Circuits Conference, 2015
2012
Architectures and circuits for low-voltage energy conversion and applications in renewable energy and power management.
PhD thesis, 2012
Merged Two-Stage Power Converter With Soft Charging Switched-Capacitor Stage in 180 nm CMOS.
IEEE J. Solid State Circuits, 2012