Rino Micheloni
Orcid: 0000-0002-3400-2624
According to our database1,
Rino Micheloni
authored at least 41 papers
between 2000 and 2025.
Collaborative distances:
Collaborative distances:
Timeline
2000
2005
2010
2015
2020
2025
0
1
2
3
4
5
6
7
6
1
2
1
3
1
5
1
1
2
2
1
1
1
1
1
1
1
1
3
5
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2025
Future Gener. Comput. Syst., 2025
2023
Modeling 3D NAND Flash with Nonparametric Inference on Regression Coefficients for Reliable Solid-State Storage.
Future Internet, 2023
An HPC Pipeline for Calcium Quantification of Aortic Root From Contrast-Enhanced CCT Scans.
IEEE Access, 2023
Insights into device and material origins and physical mechanisms behind cross temperature in 3D NAND.
Proceedings of the IEEE International Reliability Physics Symposium, 2023
2021
Proceedings of the 11th IEEE Annual Computing and Communication Workshop and Conference, 2021
2020
IEEE Trans. Commun., 2020
2019
LDPC Soft Decoding with Improved Performance in 1X-2X MLC and TLC NAND Flash-Based Solid State Drives.
IEEE Trans. Emerg. Top. Comput., 2019
Enabling Computational Storage Through FPGA Neural Network Accelerator for Enterprise SSD.
IEEE Trans. Circuits Syst. II Express Briefs, 2019
Proceedings of the 2019 IEEE Information Theory Workshop, 2019
2018
2017
Proc. IEEE, 2017
2016
Proceedings of the 3D Flash Memories, 2016
Proceedings of the 3D Flash Memories, 2016
Proceedings of the 3D Flash Memories, 2016
2015
SSDExplorer: A Virtual Platform for Performance/Reliability-Oriented Fine-Grained Design Space Exploration of Solid State Drives.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2015
Proceedings of the 15th Non-Volatile Memory Technology Symposium, 2015
2014
IEEE Trans. Circuits Syst. II Express Briefs, 2014
SSDExplorer: A virtual platform for fine-grained design space exploration of Solid State Drives.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2014
2009
3-D Data Storage, Power Delivery, and RF/Optical Transceiver - Case Studies of 3-D Integration From System Design Perspectives.
Proc. IEEE, 2009
2006
A 4Gb 2b/cell NAND Flash Memory with Embedded 5b BCH ECC for 36MB/s System Read Throughput.
Proceedings of the 2006 IEEE International Solid State Circuits Conference, 2006
2004
High input range sense comparator for multilevel Flash memories.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004
2003
Proc. IEEE, 2003
2001
Proceedings of the 9th IEEE International Workshop on Memory Technology, 2001
Proceedings of the 9th IEEE International Workshop on Memory Technology, 2001
Proceedings of the 2001 8th IEEE International Conference on Electronics, 2001
2000
IEEE J. Solid State Circuits, 2000
Proceedings of the 8th IEEE International Workshop on Memory Technology, 2000
Proceedings of the 8th IEEE International Workshop on Memory Technology, 2000
Proceedings of the 2000 7th IEEE International Conference on Electronics, 2000
Proceedings of the 2000 7th IEEE International Conference on Electronics, 2000
Proceedings of the 2000 7th IEEE International Conference on Electronics, 2000