Ridha Djemal
According to our database1,
Ridha Djemal
authored at least 20 papers
between 1996 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Neurological Disorder Diagnosis through Deep Residual Network-based EEG Signal Analysis.
Proceedings of the 7th IEEE International Conference on Advanced Technologies, 2024
2023
Proceedings of the 2023 IEEE International Conference on Design, 2023
2021
Int. J. Embed. Syst., 2021
2020
Comprehensive review on brain-controlled mobile robots and robotic arms based on electroencephalography signals.
Intell. Serv. Robotics, 2020
A Dynamic Filtering DF-RNN Deep-Learning-Based Approach for EEG-Based Neurological Disorders Diagnosis.
IEEE Access, 2020
Proceedings of the 17th International Multi-Conference on Systems, Signals & Devices, 2020
2018
Single-channel-based automatic drowsiness detection architecture with a reduced number of EEG features.
Microprocess. Microsystems, 2018
2017
J. Signal Process. Syst., 2017
2016
Proceedings of the 9th International Joint Conference on Biomedical Engineering Systems and Technologies (BIOSTEC 2016), 2016
Proceedings of the 2nd International Conference on Advanced Technologies for Signal and Image Processing, 2016
2014
An embedded implementation of home devices control system based on brain computer interface.
Proceedings of the 26th International Conference on Microelectronics, 2014
2013
An Embedded System Architecture of Automatic censored Ordered Statistic Detector Techniques.
J. Circuits Syst. Comput., 2013
Des. Autom. Embed. Syst., 2013
Comput. Electr. Eng., 2013
2009
Efficient hardware architecture of 2D-scan-based wavelet watermarking for image and video.
Comput. Stand. Interfaces, 2009
2005
Comput. Stand. Interfaces, 2005
2004
Comput. Stand. Interfaces, 2004
2001
Proceedings of the Sixth IEEE Symposium on Computers and Communications (ISCC 2001), 2001
2000
J. Syst. Archit., 2000
1996
Toward reconfigurable associative architecture for high speed communication operators.
Proceedings of the IEEE Symposium and Workshop on Engineering of Computer Based Systems (ECBS'96), 1996