Richard W. Linderman
According to our database1,
Richard W. Linderman
authored at least 32 papers
between 1984 and 2018.
Collaborative distances:
Collaborative distances:
Awards
IEEE Fellow
IEEE Fellow 2001, "For contributions to the design of embedded high performance computing technology and its use in aerospace signal and image processing systems.".
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2018
AnRAD: A Neuromorphic Anomaly Detection Framework for Massive Concurrent Data Streams.
IEEE Trans. Neural Networks Learn. Syst., 2018
2015
Proceedings of the 2015 International Joint Conference on Neural Networks, 2015
2014
IEEE Trans. Neural Networks Learn. Syst., 2014
2013
A Parallel Neuromorphic Text Recognition System and Its Implementation on a Heterogeneous High-Performance Computing Cluster.
IEEE Trans. Computers, 2013
2011
Unified perception-prediction model for context aware text recognition on a heterogeneous many-core platform.
Proceedings of the 2011 International Joint Conference on Neural Networks, 2011
Proceedings of the 14th International Conference on Information Fusion, 2011
Proceedings of the 2011 IEEE Symposium on Computational Intelligence, 2011
2010
Proceedings of the International Joint Conference on Neural Networks, 2010
Proceedings of the International Joint Conference on Neural Networks, 2010
Proceedings of the International Joint Conference on Neural Networks, 2010
Emerging neuromorphic computing architectures & enabling hardware for cognitive information processing applications.
Proceedings of the 2nd International Workshop on Cognitive Information Processing, 2010
Proceedings of 3rd Workshop on General Purpose Processing on Graphics Processing Units, 2010
2008
Proceedings of the 8th Workshop on Performance Metrics for Intelligent Systems, 2008
Proceedings of the International Joint Conference on Neural Networks, 2008
Proceedings of the 2008 IEEE International Conference on Multimedia and Expo, 2008
Fault tolerant integrated information management support for physically constrained iterative deconvolution.
Proceedings of the 37th IEEE Applied Imagery Pattern Recognition Workshop, 2008
2007
Proceedings of the 2007 Workshop on Performance Metrics for Intelligent Systems, 2007
Architectural Design and Complexity Analysis of Large-Scale Cortical Simulation on a Hybrid Computing Platform.
Proceedings of the 2007 IEEE Symposium on Computational Intelligence in Security and Defense Applications, 2007
Proceedings of the 36th Applied Imagery Pattern Recognition Workshop, 2007
2006
Poster reception - Improving the performance of parallel backprojection on a reconfigurable supercomputer.
Proceedings of the ACM/IEEE SC2006 Conference on High Performance Networking and Computing, 2006
Proceedings of the 10th IEEE International Symposium on Distributed Simulation and Real-Time Applications (DS-RT 2006), 2006
Application Development Framework for the Rapid Integration of High Performance Image Processing Algorithms.
Proceedings of the 35th Applied Image Pattern Recognition Workshop (AIPR 2006), 2006
2005
Proceedings of the Companion to the 20th Annual ACM SIGPLAN Conference on Object-Oriented Programming, 2005
2003
Proceedings of the Companion of the 18th Annual ACM SIGPLAN Conference on Object-Oriented Programming, 2003
2002
Proceedings of the Companion of the 17th annual ACM SIGPLAN conference on Object-oriented programming, 2002
2000
Design, implementation and evaluation of parallel pipelined STAP on parallel computers.
IEEE Trans. Aerosp. Electron. Syst., 2000
1998
A Dependable High Performance Wafer Scale Architecture for Embedded Signal Processing.
IEEE Trans. Computers, 1998
Design, Implementation and Evaluation of Parallel Pipelined STAP on Parallel Computers.
Proceedings of the 12th International Parallel Processing Symposium / 9th Symposium on Parallel and Distributed Processing (IPPS/SPDP '98), March 30, 1998
1989
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1989
1988
IEEE J. Solid State Circuits, April, 1988
1984
Digital signal processing capabilities of CUSP, a high performance bit-serial VLSI processor.
Proceedings of the IEEE International Conference on Acoustics, 1984
Proceedings of the IEEE International Conference on Acoustics, 1984