Riccardo Mariani
Orcid: 0000-0002-9128-973X
According to our database1,
Riccardo Mariani
authored at least 42 papers
between 1997 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
2023
Computer, February, 2023
Image Test Libraries for the on-line self-test of functional units in GPUs running CNNs.
Proceedings of the IEEE European Test Symposium, 2023
Assessing Convolutional Neural Networks Reliability through Statistical Fault Injections.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2023
2022
Proceedings of the IEEE International Reliability Physics Symposium, 2022
Proceedings of the IEEE European Test Symposium, 2022
2021
Recent Trends on IoT Systems for Traffic Monitoring and for Autonomous and Connected Vehicles.
Sensors, 2021
2020
Computer, 2020
Proceedings of the 38th IEEE VLSI Test Symposium, 2020
2019
IEEE Trans. Ind. Informatics, 2019
IEEE Trans. Ind. Informatics, 2019
SyRA: Early System Reliability Analysis for Cross-Layer Soft Errors Resilience in Memory Arrays of Microprocessor Systems.
IEEE Trans. Computers, 2019
Flight Safety Certification Implications for Complex Multi-Core Processor Based Avionics Systems.
Proceedings of the IEEE International Reliability Physics Symposium, 2019
2018
Proceedings of the IEEE International Reliability Physics Symposium, 2018
2017
Proceedings of the 2017 IEEE International Solid-State Circuits Conference, 2017
RT Level vs. Microarchitecture-Level Reliability Assessment: Case Study on ARM(R) Cortex(R)-A9 CPU.
Proceedings of the 47th Annual IEEE/IFIP International Conference on Dependable Systems and Networks Workshops, 2017
2015
2014
Proceedings of the 2014 IEEE 20th International On-Line Testing Symposium, 2014
Proceedings of the 17th Euromicro Conference on Digital System Design, 2014
2013
Panel session what is the electronics industry doing to win the battle against the expected scary failure rates in future technology nodes?
Proceedings of the 18th IEEE European Test Symposium, 2013
2012
The impact of functional safety standards in the design and test of reliable and available integrated circuits.
Proceedings of the 17th IEEE European Test Symposium, 2012
2011
Proceedings of the 17th IEEE International On-Line Testing Symposium (IOLTS 2011), 2011
Proceedings of the 17th IEEE International On-Line Testing Symposium (IOLTS 2011), 2011
Proceedings of the 17th IEEE International On-Line Testing Symposium (IOLTS 2011), 2011
2008
Proceedings of the 17th IEEE Asian Test Symposium, 2008
2007
Proceedings of the 13th IEEE International On-Line Testing Symposium (IOLTS 2007), 2007
Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007), 2007
Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007), 2007
Using an innovative SoC-level FMEA methodology to design in compliance with IEC61508.
Proceedings of the 2007 Design, Automation and Test in Europe Conference and Exposition, 2007
2006
Proceedings of the 12th IEEE International On-Line Testing Symposium (IOLTS 2006), 2006
Proceedings of the Conference on Design, Automation and Test in Europe: Designers' Forum, 2006
Proceedings of the Conference on Design, Automation and Test in Europe: Designers' Forum, 2006
2005
Proceedings of the 2005 International Symposium on System-on-Chip, 2005
Proceedings of the 11th IEEE International On-Line Testing Symposium (IOLTS 2005), 2005
2004
Proceedings of the Computational Science and Its Applications, 2004
2000
Proceedings of the IEEE International Conference On Computer Design: VLSI In Computers & Processors, 2000
1999
Proceedings of the Proceedings IEEE International Test Conference 1999, 1999
1997
Useful Application of CMOS Ternary Logic to the Realisation of Asynchronous Circuits.
Proceedings of the 27th IEEE International Symposium on Multiple-Valued Logic, 1997
On the Realisation of Delay-Insensitive Asynchronous Circuits with CMOS Ternary Logic.
Proceedings of the 3rd International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC '97), 1997