Riccardo Della Sala
Orcid: 0000-0001-9990-4875
According to our database1,
Riccardo Della Sala
authored at least 28 papers
between 2019 and 2025.
Collaborative distances:
Collaborative distances:
Timeline
2019
2020
2021
2022
2023
2024
2025
0
1
2
3
4
5
6
7
8
9
10
1
4
5
5
2
3
4
3
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2025
Exploiting Body-Driven Feedbacks in Physical Unclonable Functions for Ultra Low Voltage, Ultra Low Power Applications: A 0.3 V Weak-PUF.
IEEE Trans. Circuits Syst. I Regul. Pap., February, 2025
2024
Unveiling the True Power of the Latched Ring Oscillator for a Unified PUF and TRNG Architecture.
IEEE Trans. Very Large Scale Integr. Syst., December, 2024
Rail to Rail ICMR and High Performance ULV Standard-Cell-Based Comparator for Biomedical and IoT Applications.
IEEE Access, 2024
A Novel High Performance Standard-Cell Based ULV OTA Exploiting an Improved Basic Amplifier.
IEEE Access, 2024
On the Feasibility of Cascode and Regulated Cascode Amplifier Stages in ULV Circuits Exploiting MOS Transistors in Deep Subthreshold Operation.
IEEE Access, 2024
A Novel Technique to Design Ultra-Low Voltage and Ultra-Low Power Inverter-Based OTAs.
Proceedings of the 19th Conference on Ph.D Research in Microelectronics and Electronics, 2024
Enhancing Performance of Ultra-Low Voltage Body-Driven Comparators Through Clocked Supply Voltage.
Proceedings of the 19th Conference on Ph.D Research in Microelectronics and Electronics, 2024
Evaluation and Comparison of Physical Unclonable Functions suitable for FPGA Implementation.
Proceedings of the 39th Conference on Design of Circuits and Integrated Systems, 2024
2023
A Novel FPGA Implementation of the NAND-PUF with Minimal Resource Usage and High Reliability.
Cryptogr., June, 2023
A body-driven rail-to-rail 0.3 V operational transconductance amplifier exploiting current gain stages.
Int. J. Circuit Theory Appl., May, 2023
IEEE Access, 2023
Exploiting the DD-Cell as an Ultra-Compact Entropy Source for an FPGA-Based Re-Configurable PUF-TRNG Architecture.
IEEE Access, 2023
A 0.3V Rail-to-Rail Three-Stage OTA With High DC Gain and Improved Robustness to PVT Variations.
IEEE Access, 2023
Proceedings of the 18th Conference on Ph.D Research in Microelectronics and Electronics, 2023
Proceedings of the 18th Conference on Ph.D Research in Microelectronics and Electronics, 2023
A 2.5 GHz, 0.6 V Body Driven Dynamic Comparator Exploiting Charge Pump Based Dynamic Biasing.
Proceedings of the 18th Conference on Ph.D Research in Microelectronics and Electronics, 2023
Proceedings of the Applications in Electronics Pervading Industry, Environment and Society, 2023
2022
Enabling ULV Fully Synthesizable Analog Circuits: The BA Cell, a Standard-Cell-Based Building Block for Analog Design.
IEEE Trans. Circuits Syst. II Express Briefs, 2022
IEEE Trans. Circuits Syst. II Express Briefs, 2022
A Novel Ultra-Compact FPGA-Compatible TRNG Architecture Exploiting Latched Ring Oscillators.
IEEE Trans. Circuits Syst. II Express Briefs, 2022
High-Throughput FPGA-Compatible TRNG Architecture Exploiting Multistimuli Metastable Cells.
IEEE Trans. Circuits Syst. I Regul. Pap., 2022
A Novel Differential to Single-Ended Converter for Ultra-Low-Voltage Inverter-Based OTAs.
IEEE Access, 2022
Proceedings of the 17th Conference on Ph.D Research in Microelectronics and Electronics, 2022
Proceedings of the 17th Conference on Ph.D Research in Microelectronics and Electronics, 2022
Proceedings of the 17th Conference on Ph.D Research in Microelectronics and Electronics, 2022
2021
Cryptogr., 2021
2019
Area-Efficient Low-Power Bandpass Gm-C Filter for Epileptic Seizure Detection in 130nm CMOS.
Proceedings of the 26th IEEE International Conference on Electronics, Circuits and Systems, 2019