Ricardo José Colom-Palero
Orcid: 0000-0003-0704-4906
According to our database1,
Ricardo José Colom-Palero
authored at least 12 papers
between 2003 and 2018.
Collaborative distances:
Collaborative distances:
Timeline
2004
2006
2008
2010
2012
2014
2016
2018
0
1
2
3
4
1
2
1
2
1
1
1
1
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2018
2009
A mixed hardware-software approach to flexible Artificial Neural Network training on FPGA.
Proceedings of the 2009 International Conference on Embedded Computer Systems: Architectures, 2009
2008
A hardware design of a massive-parallel, modular NN-based vector quantizer for real-time video coding.
Microprocess. Microsystems, 2008
Proceedings of the 8th International Conference on Hybrid Intelligent Systems (HIS 2008), 2008
2007
J. Real Time Image Process., 2007
2006
IEEE Trans. Educ., 2006
2005
J. VLSI Signal Process., 2005
2004
Flexible architecture for the implementation of the two-dimensional discrete wavelet transform (2D-DWT) oriented to FPGA devices.
Microprocess. Microsystems, 2004
Proceedings of the Field Programmable Logic and Application, 2004
2003
Proceedings of the Field Programmable Logic and Application, 13th International Conference, 2003