Reza Navid
According to our database1,
Reza Navid
authored at least 10 papers
between 2003 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
A 4.6pJ/b 64Gb/s Transceiver Enabling PCIe 6.0 and CXL 3.0 in Intel 3 CMOS Technology.
Proceedings of the IEEE Symposium on VLSI Technology and Circuits 2024, 2024
2015
IEEE J. Solid State Circuits, 2015
A 25 GHz Fast-Lock Digital LC PLL With Multiphase Output Using a Magnetically-Coupled Loop of Oscillators.
IEEE J. Solid State Circuits, 2015
2014
A 4×40 Gb/s quad-lane CDR with shared frequency tracking and data dependent jitter filtering.
Proceedings of the Symposium on VLSI Circuits, 2014
2010
IEEE Trans. Circuits Syst. I Regul. Pap., 2010
2009
IEEE J. Solid State Circuits, 2009
2007
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007
2005
An analytical formulation of phase noise of signals with Gaussian-distributed jitter.
IEEE Trans. Circuits Syst. II Express Briefs, 2005
2003
Lumped, inductorless oscillators: how far can they go? [phase noise reduction limit].
Proceedings of the IEEE Custom Integrated Circuits Conference, 2003