Renato Fernandes Hentschke
According to our database1,
Renato Fernandes Hentschke
authored at least 23 papers
between 2002 and 2019.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2019
Proceedings of the 2019 International Symposium on Physical Design, 2019
2014
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2014
2012
Maze routing algorithms with exact matching constraints for analog and mixed signal designs.
Proceedings of the 2012 IEEE/ACM International Conference on Computer-Aided Design, 2012
2011
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2011
2009
IEEE Trans. Very Large Scale Integr. Syst., 2009
Proceedings of the 2009 International Conference on Computer-Aided Design, 2009
2007
Proceedings of the 20th Annual Symposium on Integrated Circuits and Systems Design, 2007
Proceedings of the 2007 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2007), 2007
Proceedings of the 2007 International Symposium on Physical Design, 2007
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007
2006
Proceedings of the VLSI-SoC: Research Trends in VLSI and Systems on Chip, 2006
Proceedings of the IFIP VLSI-SoC 2006, 2006
Quadratic placement for 3d circuits using z-cell shifting, 3d iterative refinement and simulated annealing.
Proceedings of the 19th Annual Symposium on Integrated Circuits and Systems Design, 2006
Unbalacing the I/O Pins Partitioning for Minimizing Inter-Tier Vias in 3D VLSI Circuits.
Proceedings of the 13th IEEE International Conference on Electronics, 2006
2005
Proceedings of the 18th Annual Symposium on Integrated Circuits and Systems Design, 2005
Proceedings of the New Trends and Technologies in Computer-Aided Learning for Computer-Aided Design, 2005
2004
IEEE Des. Test Comput., 2004
Proceedings of the Design Methods and Applications for Distributed Embedded Systems, 2004
2003
A study on the performance of fast initial placement algorithms.
Proceedings of the IFIP VLSI-SoC 2003, 2003
Improving Simulated Annealing Placement by Applying Random and Greedy Mixed Perturbations.
Proceedings of the 16th Annual Symposium on Integrated Circuits and Systems Design, 2003
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
2002
Analyzing Area and Performance Penalty of Protecting Different Digital Modules with Hamming Code and Triple Modular Redundancy.
Proceedings of the 15th Annual Symposium on Integrated Circuits and Systems Design, 2002