Rei-Fu Huang
According to our database1,
Rei-Fu Huang
authored at least 23 papers
between 2002 and 2015.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2015
Testing methods for quaternary content addressable memory using charge-sharing sensing scheme.
Proceedings of the 2015 IEEE International Test Conference, 2015
2014
Proceedings of the 32nd IEEE VLSI Test Symposium, 2014
2013
2012
IEEE Trans. Very Large Scale Integr. Syst., 2012
Alternate hammering test for application-specific DRAMs and an industrial case study.
Proceedings of the 49th Annual Design Automation Conference 2012, 2012
2011
A Built-in Self-Diagnosis and Repair Design With Fail Pattern Identification for Memories.
IEEE Trans. Very Large Scale Integr. Syst., 2011
2010
Proceedings of the 2011 IEEE International Test Conference, 2010
2009
Proceedings of the 46th Design Automation Conference, 2009
2008
Proceedings of the 2008 IEEE International Test Conference, 2008
2007
2005
IEEE Trans. Very Large Scale Integr. Syst., 2005
2004
Proceedings of the 12th IEEE International Workshop on Memory Technology, 2004
Proceedings of the Proceedings 2004 International Test Conference (ITC 2004), 2004
Proceedings of the 13th Asian Test Symposium (ATS 2004), 2004
Proceedings of the 13th Asian Test Symposium (ATS 2004), 2004
Proceedings of the 2004 Conference on Asia South Pacific Design Automation: Electronic Design and Solution Fair 2004, 2004
2003
Proceedings of the 11th IEEE International Workshop on Memory Technology, 2003
Proceedings of the Proceedings 2003 International Test Conference (ITC 2003), Breaking Test Interface Bottlenecks, 28 September, 2003
Proceedings of the 12th Asian Test Symposium (ATS 2003), 17-19 November 2003, Xian, China, 2003
Proceedings of the 12th Asian Test Symposium (ATS 2003), 17-19 November 2003, Xian, China, 2003
2002
A Simulator for Evaluating Redundancy Analysis Algorithms of Repairable Embedded Memories.
Proceedings of the 10th IEEE International Workshop on Memory Technology, 2002
A Simulator for E aluating Redundancy Analysis Algorithms of Repairable Embedded Memories.
Proceedings of the 8th IEEE International On-Line Testing Workshop (IOLTW 2002), 2002