Reeba Korah

Orcid: 0000-0003-1661-5037

According to our database1, Reeba Korah authored at least 13 papers between 2008 and 2023.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
Low Power Full Adders based on Proposed Hybrid and GDI Designs: A Novel Approach.
Int. J. Perform. Eng., 2023

2022
Hybrid GDI PTL Full Adder: A Proposed Design for Low Power Applications.
Int. J. Perform. Eng., 2022

2019
An automatic localization of optic disc in low resolution retinal images by modified directional matched filter.
Int. Arab J. Inf. Technol., 2019

2018
A Framework of Secured Embedding Scheme Using Vector Discrete Wavelet Transformation and Lagrange Interpolation.
J. Comput. Networks Commun., 2018

2017
Standby and dynamic power minimization using enhanced hybrid power gating structure for deep-submicron CMOS VLSI.
Microelectron. J., 2017

Relaxation rate and polarization charge density model for AlN/Al$_{x}$Ga$_{1 - x}$N/AlN heterostructures.
Turkish J. Electr. Eng. Comput. Sci., 2017

2016
Computer-aided detection and identification of mine-like objects in infrared imagery using digital image processing.
Int. J. Adv. Intell. Paradigms, 2016

A combined approach for stereoscopic 3D reconstruction model based on improved semi global matching.
Int. Arab J. Inf. Technol., 2016

2014
Medical Image Segmentation for Anatomical Knowledge Extraction.
J. Comput. Sci., 2014

Circuit level, 32nm, 1-bit MOSSI-ULP adder: power, PDP and area efficient base cell for unsigned multiplier.
IEICE Electron. Express, 2014

2012
Detection of Optic Disc by Line Filter Operator Approach in Retinal Images.
Proceedings of the Advances in Computing and Information Technology - Proceedings of the Second International Conference on Advances in Computing and Information Technology (ACITY) July 13-15, 2012, Chennai, India, 2012

2008
FPGA Implementation of Integer Transform and Quantizer for H.264 Encoder.
J. Signal Process. Syst., 2008

Fully Pipelined Parallel Architecture for Candidate Block and Pixel-Subsampling-Based Motion Estimation.
VLSI Design, 2008


  Loading...