Ramin Bashizade

Orcid: 0000-0001-7862-994X

According to our database1, Ramin Bashizade authored at least 14 papers between 2015 and 2021.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2021
Accelerating Markov Random Field Inference with Uncertainty Quantification.
CoRR, 2021

Statistical robustness of Markov chain Monte Carlo accelerators.
Proceedings of the ASPLOS '21: 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, 2021

2020
Accelerating Data Parallel Applications via Hardware and Software Techniques.
PhD thesis, 2020

Beyond Application End-Point Results: Quantifying Statistical Robustness of MCMC Accelerators.
CoRR, 2020

2019
Rolling dice at the nanoscale.
XRDS, 2019

2018
Chapter Two - Revisiting Processor Allocation and Application Mapping in Future CMPs in Dark Silicon Era.
Adv. Comput., 2018

Adaptive Simultaneous Multi-tenancy for GPUs.
Proceedings of the Job Scheduling Strategies for Parallel Processing, 2018

Architecting a Stochastic Computing Unit with Molecular Optical Devices.
Proceedings of the 45th ACM/IEEE Annual International Symposium on Computer Architecture, 2018

2017
Efficient Mapping of Applications for Future Chip-Multiprocessors in Dark Silicon Era.
ACM Trans. Design Autom. Electr. Syst., 2017

2016
A Method to Improve Adaptivity of Odd-Even Routing Algorithm in Mesh NoCs.
Proceedings of the 24th Euromicro International Conference on Parallel, 2016

Accelerating Markov Random Field Inference Using Molecular Optical Gibbs Sampling Units.
Proceedings of the 43rd ACM/IEEE Annual International Symposium on Computer Architecture, 2016

2015
Architecting the Last-Level Cache for GPUs using STT-RAM Technology.
ACM Trans. Design Autom. Electr. Syst., 2015

P2R2: Parallel Pseudo-Round-Robin arbiter for high performance NoCs.
Integr., 2015

Traffic-aware buffer reconfiguration in on-chip networks.
Proceedings of the 2015 IFIP/IEEE International Conference on Very Large Scale Integration, 2015


  Loading...