Rakesh Das

Orcid: 0000-0002-0059-4393

According to our database1, Rakesh Das authored at least 12 papers between 2016 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Multi-Layer-Partial-Mesh-Based Fail Proof HAN With Decentralized Multi Gateway for Smart Home Monitoring and Control.
IEEE Trans. Consumer Electron., February, 2024

Self-reconfigurable partial mesh using ZigBee control board towards fail-proof and reliable home area networking.
Ad Hoc Networks, January, 2024

2023
Quality of Service Improvement in Neighborhood Area Networking for AMI With ZigBee-Based Tunable Clustered Scale-Free Topology and RPL Routing.
IEEE Trans. Smart Grid, 2023

2022
An improved synthesis technique for optical circuits using MIG and XMG.
Microelectron. J., 2022

2021
BDD-based synthesis approach for in-memory logic realization utilizing Memristor Aided loGIC (MAGIC).
Integr., 2021

2019
Design and synthesis of improved reversible circuits using AIG- and MIG-based graph data structures.
IET Comput. Digit. Tech., 2019

Optimizing Quantum Circuits for Modular Exponentiation.
Proceedings of the 32nd International Conference on VLSI Design and 18th International Conference on Embedded Systems, 2019

2018
A template-based technique for efficient Clifford+T-based quantum circuit implementation.
Microelectron. J., 2018

Synthesis of circuits based on all-optical Mach-Zehnder Interferometers using Binary Decision Diagrams.
Microelectron. J., 2018

Quantum Domain Design of Clifford+T-Based Bidirectional Barrel Shifter.
Proceedings of the VLSI Design and Test - 22nd International Symposium, 2018

2017
All optical design of cost efficient multiplier circuit using terahertz optical asymmetric demultiplexer.
Proceedings of the 7th International Symposium on Embedded Computing and System Design, 2017

2016
BDD based synthesis technique for design of high-speed memristor based circuits.
Proceedings of the 20th International Symposium on VLSI Design and Test, 2016


  Loading...