Rakesh Biswas

Orcid: 0000-0002-9277-3291

According to our database1, Rakesh Biswas authored at least 13 papers between 2010 and 2023.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
A power-aware ECG processing node for real-time feature extraction in WBAN.
Microprocess. Microsystems, February, 2023

2022
A digitally controlled adaptive LDO for power management unit in sensor node.
Integr., 2022

Depth Invariant Real-time Fixed/Random Valued Impulse Noise Removal Algorithm for Back-end of Ultrasonography Systems.
Proceedings of the IEEE International Symposium on Smart Electronic Systems, 2022

A Power-Aware ECG Transmission Framework with Server Aided Lossless Compression.
Proceedings of the IEEE Asia Pacific Conference on Circuit and Systems, 2022

2021
Data encoding for IoHT ECG Application.
Proceedings of the 4th International Symposium on Devices, Circuits and Systems, 2021

2020
Smartphone-Based Point-of-Care System Using Continuous-Wave Portable Doppler.
IEEE Trans. Instrum. Meas., 2020

VLSI based Adaptive Power Management Architecture for ECG Monitoring in WBAN.
Proceedings of the 33rd International Conference on VLSI Design and 19th International Conference on Embedded Systems, 2020

An Adaptive Digitally Tuned Flash-based LDO with Reduced Hardware for Sensor Nodes in WBAN.
Proceedings of the 2020 24th International Symposium on VLSI Design and Test (VDAT), 2020

A Fast Transient Digitally Assisted Flash-Based Modular LDO for Sensor Nodes in WBAN.
Proceedings of the 2020 IEEE Computer Society Annual Symposium on VLSI, 2020

2019
Power-aware IoT based Smart Health Monitoring using Wireless Body Area Network.
Proceedings of the 20th International Symposium on Quality Electronic Design, 2019

2018
A High-Precision Low-Area Unified Architecture for Lossy and Lossless 3D Multi-Level Discrete Wavelet Transform.
IEEE Trans. Circuits Syst. Video Technol., 2018

2015
An FPGA-based architecture of DSC-SRI units specially for motion blind ultrasound systems.
J. Real Time Image Process., 2015

2010
Architectural design and FPGA implementation of radix-4 CORDIC processor.
Microprocess. Microsystems, 2010


  Loading...