Rajiv Nishtala

Orcid: 0000-0002-5321-6759

According to our database1, Rajiv Nishtala authored at least 14 papers between 2013 and 2021.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2021
Intelligent colocation of HPC workloads.
J. Parallel Distributed Comput., 2021

2020
Twig: Multi-Agent Task Management for Colocated Latency-Critical Cloud Services.
Proceedings of the IEEE International Symposium on High Performance Computer Architecture, 2020

Contention-aware application performance prediction for disaggregated memory systems.
Proceedings of the 17th ACM International Conference on Computing Frontiers, 2020

2019
Hurry-up: Scaling Web Search on Big/Little Multi-core Architectures.
CoRR, 2019

Continuous-Action Reinforcement Learning for Memory Allocation in Virtualized Servers.
Proceedings of the High Performance Computing, 2019

Intelligent Colocation of Workloads for Enhanced Server Efficiency.
Proceedings of the 31st International Symposium on Computer Architecture and High Performance Computing, 2019

SmarTmem: Intelligent Management of Transcendent Memory in a Virtualized Server.
Proceedings of the IEEE International Parallel and Distributed Processing Symposium Workshops, 2019

2017
Energy optimising methodologies on heterogeneous data centres.
PhD thesis, 2017

The Hipster Approach for Improving Cloud System Efficiency.
ACM Trans. Comput. Syst., 2017

Hipster: Hybrid Task Manager for Latency-Critical Cloud Workloads.
Proceedings of the 2017 IEEE International Symposium on High Performance Computer Architecture, 2017

2016
REPP-H: Runtime Estimation of Power and Performance on Heterogeneous Data Centers.
Proceedings of the 28th International Symposium on Computer Architecture and High Performance Computing, 2016

RePP-C: Runtime estimation of performance-power with workload consolidation in CMPs.
Proceedings of the Seventh International Green and Sustainable Computing Conference, 2016

2015
A Methodology to Build Models and Predict Performance-Power in CMPs.
Proceedings of the 44th International Conference on Parallel Processing Workshops, 2015

2013
Energy-aware thread co-location in heterogeneous multicore processors.
Proceedings of the International Conference on Embedded Software, 2013


  Loading...