Rajit Manohar
Orcid: 0000-0001-8211-6602Affiliations:
- Cornell University, Ithaca, NY, USA
According to our database1,
Rajit Manohar
authored at least 126 papers
between 1995 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
Neuro-Symbolic Computing: Advancements and Challenges in Hardware-Software Co-Design.
IEEE Trans. Circuits Syst. II Express Briefs, March, 2024
Distributed Brain-Computer Interfacing With a Networked Multiaccelerator Architecture.
IEEE Micro, 2024
Proceedings of the Unconventional Computation and Natural Computation, 2024
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2024
Proceedings of the 15th ACM SIGOPS Asia-Pacific Workshop on Systems, 2024
2023
IEEE Micro, 2023
NSF Integrated Circuit Research, Education and Workforce Development Workshop Final Report.
CoRR, 2023
NeuroBench: Advancing Neuromorphic Computing through Collaborative, Fair and Representative Benchmarking.
CoRR, 2023
A Multi-Site Accelerator-Rich Processing Fabric for Scalable Brain-Computer Interfacing.
CoRR, 2023
SCALO: An Accelerator-Rich Distributed System for Scalable Brain-Computer Interfacing.
Proceedings of the 50th Annual International Symposium on Computer Architecture, 2023
Proceedings of the 28th IEEE International Symposium on Asynchronous Circuits and Systems, 2023
Proceedings of the 28th IEEE International Symposium on Asynchronous Circuits and Systems, 2023
An Efficient Data Structure for Sparse Bit-Vectors with Applications in Neuromorphic Computing.
Proceedings of the 28th IEEE International Symposium on Asynchronous Circuits and Systems, 2023
Proceedings of the 28th IEEE International Symposium on Asynchronous Circuits and Systems, 2023
2022
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022
Proceedings of the IEEE International Parallel and Distributed Processing Symposium, 2022
Proceedings of the 2022 IEEE Hot Chips 34 Symposium, 2022
Proceedings of the IEEE Custom Integrated Circuits Conference, 2022
SPRoute 2.0: A detailed-routability-driven deterministic parallel global router with soft capacity.
Proceedings of the 27th Asia and South Pacific Design Automation Conference, 2022
2021
IEEE Micro, 2021
Proceedings of the HotOS '21: Workshop on Hot Topics in Operating Systems, 2021
Proceedings of the 27th IEEE International Symposium on Asynchronous Circuits and Systems, 2021
Proceedings of the 27th IEEE International Symposium on Asynchronous Circuits and Systems, 2021
2020
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020
IACR Cryptol. ePrint Arch., 2020
Proceedings of the 47th ACM/IEEE Annual International Symposium on Computer Architecture, 2020
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2020
Proceedings of the 26th IEEE International Symposium on Asynchronous Circuits and Systems, 2020
Proceedings of the 26th IEEE International Symposium on Asynchronous Circuits and Systems, 2020
2019
IEEE Trans. Very Large Scale Integr. Syst., 2019
IEEE Trans. Very Large Scale Integr. Syst., 2019
Braindrop: A Mixed-Signal Neuromorphic Architecture With a Dynamical Systems-Based Programming Model.
Proc. IEEE, 2019
Proceedings of the International Conference on Computer-Aided Design, 2019
Proceedings of the 25th IEEE International Symposium on Asynchronous Circuits and Systems, 2019
Proceedings of the 25th IEEE International Symposium on Asynchronous Circuits and Systems, 2019
2018
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2018
A Continuous-Time Digital IIR Filter With Signal-Derived Timing and Fully Agile Power Consumption.
IEEE J. Solid State Circuits, 2018
CoRR, 2018
2017
Proceedings of the 2017 IEEE Symposium Series on Computational Intelligence, 2017
Proceedings of the ACM Symposium on Principles of Distributed Computing, 2017
Toolbox for exploration of energy-efficient event processors for human-computer interaction.
Proceedings of the 2017 IEEE International Symposium on Performance Analysis of Systems and Software, 2017
DeepRecon: Dynamically reconfigurable architecture for accelerating deep neural networks.
Proceedings of the 2017 International Joint Conference on Neural Networks, 2017
Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2017
Proceedings of the 2017 IEEE Custom Integrated Circuits Conference, 2017
Proceedings of the 23rd IEEE International Symposium on Asynchronous Circuits and Systems, 2017
2016
Proceedings of the 22nd IEEE International Symposium on Asynchronous Circuits and Systems, 2016
2015
TrueNorth: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2015
Proceedings of the 36th ACM SIGPLAN Conference on Programming Language Design and Implementation, 2015
Design of a QDI asynchronous AER serializer/deserializer link in 180nm for event-based sensors for robotic applications.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015
Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust, 2015
Proceedings of the 21st IEEE International Symposium on Asynchronous Circuits and Systems, 2015
Proceedings of the 21st IEEE International Symposium on Asynchronous Circuits and Systems, 2015
Proceedings of the 21st IEEE International Symposium on Asynchronous Circuits and Systems, 2015
2014
ACM Trans. Embed. Comput. Syst., 2014
Real-Time Scalable Cortical Computing at 46 Giga-Synaptic OPS/Watt with ~100× Speedup in Time-to-Solution and ~100, 000× Reduction in Energy-to-Solution.
Proceedings of the International Conference for High Performance Computing, 2014
Proceedings of the Fifteenth International Symposium on Quality Electronic Design, 2014
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 2014
Using asymmetric cores to reduce power consumption for interactive devices with bi-stable displays.
Proceedings of the CHI Conference on Human Factors in Computing Systems, 2014
Proceedings of the 20th IEEE International Symposium on Asynchronous Circuits and Systems, 2014
2013
Proceedings of the 2013 International Joint Conference on Neural Networks, 2013
Proceedings of the 21st European Conference on Circuit Theory and Design, 2013
Proceedings of the IEEE 2013 Custom Integrated Circuits Conference, 2013
Proceedings of the 19th IEEE International Symposium on Asynchronous Circuits and Systems, 2013
Proceedings of the 19th IEEE International Symposium on Asynchronous Circuits and Systems, 2013
Proceedings of the 19th IEEE International Symposium on Asynchronous Circuits and Systems, 2013
2012
Dynamic electrothermal simulation of three-dimensional integrated circuits using standard cell macromodels.
IET Circuits Devices Syst., 2012
Building block of a programmable neuromorphic substrate: A digital neurosynaptic core.
Proceedings of the 2012 International Joint Conference on Neural Networks (IJCNN), 2012
Proceedings of the 18th IEEE International Symposium on Asynchronous Circuits and Systems, 2012
Proceedings of the 18th IEEE International Symposium on Asynchronous Circuits and Systems, 2012
Proceedings of the 18th IEEE International Symposium on Asynchronous Circuits and Systems, 2012
2011
ACM J. Emerg. Technol. Comput. Syst., 2011
A digital neurosynaptic core using embedded crossbar memory with 45pJ per spike in 45nm.
Proceedings of the 2011 IEEE Custom Integrated Circuits Conference, 2011
Proceedings of the 17th IEEE International Symposium on Asynchronous Circuits and Systems, 2011
2010
Proceedings of the 16th IEEE International Symposium on Asynchronous Circuits and Systems, 2010
Proceedings of the 16th IEEE International Symposium on Asynchronous Circuits and Systems, 2010
Proceedings of the 16th IEEE International Symposium on Asynchronous Circuits and Systems, 2010
2009
Proceedings of the 15th IEEE Symposium on Asynchronous Circuits and Systems, 2009
2008
Proceedings of the IEEE 2008 Custom Integrated Circuits Conference, 2008
2007
Resource-Constrained Signal Processing, Communications, and Networking [From the Guest Editors].
IEEE Signal Process. Mag., 2007
Proceedings of the 14th IEEE International Conference on Electronics, 2007
Proceedings of the 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, 2007
2006
Proceedings of the 2006 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2006), 2006
Yield enhancement of asynchronous logic circuits through 3-dimensional integration technology.
Proceedings of the 16th ACM Great Lakes Symposium on VLSI 2006, Philadelphia, PA, USA, April 30, 2006
Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, 2006
Proceedings of the 12th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC 2006), 2006
Proceedings of the 12th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC 2006), 2006
2005
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005
Proceedings of the 23rd International Conference on Computer Design (ICCD 2005), 2005
Proceedings of the ACM/SIGDA 13th International Symposium on Field Programmable Gate Arrays, 2005
Proceedings of the 13th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2005), 2005
Proceedings of the 20th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2005), 2005
BitSNAP: Dynamic Significance Compression for a Low-Energy Sensor Network Asynchronous Processor.
Proceedings of the 11th International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2005), 2005
2004
Proceedings of the ACM/SIGDA 12th International Symposium on Field Programmable Gate Arrays, 2004
Proceedings of the 2004 International Conference on Dependable Systems and Networks (DSN 2004), 28 June, 2004
Proceedings of the 10th International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2004), 2004
Proceedings of the 10th International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2004), 2004
Proceedings of the 11th International Conference on Architectural Support for Programming Languages and Operating Systems, 2004
2003
Proceedings of IEEE International Conference on Communications, 2003
Proceedings of the Field Programmable Logic and Application, 13th International Conference, 2003
An Event-Synchronization Protocol for Parallel Simulation of Large-Scale Wireless Networks.
Proceedings of the 7th IEEE International Symposium on Distributed Simulation and Real-Time Applications (DS-RT 2003), 2003
Proceedings of the 9th International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2003), 2003
Proceedings of the 9th International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2003), 2003
Proceedings of the 9th International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2003), 2003
2002
Proceedings of the Conference Record of POPL 2002: The 29th SIGPLAN-SIGACT Symposium on Principles of Programming Languages, 2002
Proceedings of the 8th International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2002), 2002
2001
IEEE Commun. Mag., 2001
Proceedings of the 7th International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2001), 2001
Proceedings of the 19th Conference on Advanced Research in VLSI (ARVLSI 2001), 2001
Proceedings of the 19th Conference on Advanced Research in VLSI (ARVLSI 2001), 2001
1999
Proceedings of the 5th International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC '99), 1999
1998
Proceedings of the Mathematics of Program Construction, 1998
1997
Proceedings of the 17th Conference on Advanced Research in VLSI (ARVLSI '97), 1997
1996
Proceedings of the 2nd International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC '96), 1996
1995
Proceedings of IPPS '95, 1995