Rainer Buchty
Orcid: 0009-0004-9413-2078
According to our database1,
Rainer Buchty
authored at least 49 papers
between 2002 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
IEEE Embed. Syst. Lett., September, 2024
IEEE Access, 2024
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024
Proceedings of the Applied Reconfigurable Computing. Architectures, Tools, and Applications, 2024
2023
ACM Trans. Reconfigurable Technol. Syst., December, 2023
SystemC Model of Power Side-Channel Attacks Against AI Accelerators: Superstition or not?
Proceedings of the IEEE/ACM International Conference on Computer Aided Design, 2023
2022
On the Dependability Lifecycle of Electrical/Electronic Product Development: The Dual-Cone V-Model.
Computer, 2022
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
2017
Proceedings of the International Symposium on Memory Systems, 2017
2016
ACM Trans. Embed. Comput. Syst., 2016
Proceedings of the Second International Symposium on Memory Systems, 2016
Towards bridging the gap between academic and industrial heterogeneous system architecture design space exploration.
Proceedings of the 2016 Workshop on Rapid Simulation and Performance Evaluation, 2016
2015
Proceedings of the 2015 International Conference on Embedded Computer Systems: Architectures, 2015
Revealing Potential Performance Improvements by Utilizing Hybrid Work-Sharing for Resource-Intensive Seismic Applications.
Proceedings of the 23rd Euromicro International Conference on Parallel, 2015
2014
Proceedings of the 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip, 2014
On RTL to TLM Abstraction to Benefit Simulation Performance and Modeling Productivity in NoC Design Exploration.
Proceedings of the 2014 International Workshop on Network on Chip Architectures, 2014
2013
Proceedings of the IEEE Workshop on Signal Processing Systems, 2013
Safe Virtual Interrupts Leveraging Distributed Shared Resources and Core-to-Core Communication on Many-Core Platforms.
Proceedings of the IEEE 19th Pacific Rim International Symposium on Dependable Computing, 2013
Proceedings of the 19th IEEE International Conference on Parallel and Distributed Systems, 2013
Proceedings of the Architecture of Computing Systems - ARCS 2013, 2013
2012
Seamlessly portable applications: Managing the diversity of modern heterogeneous systems.
ACM Trans. Archit. Code Optim., 2012
A survey on hardware-aware and heterogeneous computing on multicore processors and accelerators.
Concurr. Comput. Pract. Exp., 2012
Proceedings of the 14th International IEEE Symposium on High-Assurance Systems Engineering, 2012
2011
Proceedings of the High Performance Embedded Architectures and Compilers, 2011
A Light-Weight Approach for Online State Classification of Self-organizing Parallel Systems.
Proceedings of the Architecture of Computing Systems - ARCS 2011, 2011
Proceedings of the Organic Computing - A Paradigm Shift for Complex Systems, 2011
2010
Proceedings of the ARCS '10, 2010
Proceedings of the Architecture of Computing Systems, 2010
Extending a Light-weight Runtime System by Dynamic Instrumentation for Performance Evaluation.
Proceedings of the ARCS '10, 2010
2009
An Embrace-and-Extend Approach to Managing the Complexity of Future Heterogeneous Systems.
Proceedings of the Embedded Computer Systems: Architectures, 2009
A Light-Weight Approach to Dynamical Runtime Linking Supporting Heterogenous, Parallel, and Reconfigurable Architectures.
Proceedings of the Architecture of Computing Systems, 2009
A Seamless Virtualization Approach for Transparent Dynamical Function Mapping Targeting Heterogeneous and Reconfigurable Systems.
Proceedings of the Reconfigurable Computing: Architectures, 2009
2008
Design Aspects of Self-Organizing Heterogeneous Multi-Core Architectures (Entwurfsaspekte selbstorganisierender, heterogener Multicore-Architekturen).
it Inf. Technol., 2008
Int. J. Parallel Program., 2008
Proceedings of the Biologically-Inspired Collaborative Computing, 2008
Adaptive Cache Infrastructure: Supporting Dynamic Program Changes following Dynamic Program Behavior.
Proceedings of the 9th Workshop on Parallel Systems and Algorithms (PASA) held at the 21st Conference on the Architecture of Computing Systems (ARCS), 2008
Self-aware Memory: Managing Distributed Memory in an Autonomous Multi-master Environment.
Proceedings of the Architecture of Computing Systems, 2008
2007
A Run-time Reconfigurable Cache Architecture.
Proceedings of the Parallel Computing: Architectures, 2007
Optimizing Cache Performance of the Discrete Wavelet Transform Using a Visualization Tool.
Proceedings of the Ninth IEEE International Symposium on Multimedia, 2007
2006
Proceedings of the Self-Organizing Systems, First International Workshop, 2006
Proceedings of the Self-Organizing Systems, First International Workshop, 2006
Reconfigurable Architectures and Instruction Sets: Programmability, Code Generation, and Program Execution.
Proceedings of the Dynamically Reconfigurable Architectures, 02.04. - 07.04.2006, 2006
Proceedings of the 2006 International Conference on Compilers, 2006
2005
Proceedings of the 2005 International Conference on Field Programmable Logic and Applications (FPL), 2005
2004
Cryptonite - A Programmable Crypto Processor Architecture for High-Bandwidth Applications.
Proceedings of the Organic and Pervasive Computing, 2004
Modelling Cryptonite - On the Design of a Programmable High-Performance Crypto Processor.
Proceedings of the ARCS 2004, 2004
2003
Proceedings of the International Conference on Compilers, 2003
2002
Cryptonite: a programmable crypto processor architecture for high bandwidth applications.
PhD thesis, 2002