Raghavendra Pradyumna Pothukuchi

Orcid: 0000-0003-0109-7417

According to our database1, Raghavendra Pradyumna Pothukuchi authored at least 23 papers between 2016 and 2024.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
Distributed Brain-Computer Interfacing With a Networked Multiaccelerator Architecture.
IEEE Micro, 2024

Swapping-Centric Neural Recording Systems.
CoRR, 2024

Towards Forever Access for Implanted Brain-Computer Interfaces.
CoRR, 2024

The Interplay of Computing, Ethics, and Policy in Brain-Computer Interface Design.
CoRR, 2024

FriendlyFoe: Adversarial Machine Learning as a Practical Architectural Defense against Side Channel Attacks.
Proceedings of the 2024 International Conference on Parallel Architectures and Compilation Techniques, 2024

2023
HALO: A Hardware-Software Co-Designed Processor for Brain-Computer Interfaces.
IEEE Micro, 2023

Quantum Cognitive Modeling: New Applications and Systems Research Directions.
CoRR, 2023

Mitigating Catastrophic Forgetting in Long Short-Term Memory Networks.
CoRR, 2023

Defensive ML: Defending Architectural Side-channels with Adversarial Obfuscation.
CoRR, 2023

A Multi-Site Accelerator-Rich Processing Fabric for Scalable Brain-Computer Interfacing.
CoRR, 2023

SCALO: An Accelerator-Rich Distributed System for Scalable Brain-Computer Interfacing.
Proceedings of the 50th Annual International Symposium on Computer Architecture, 2023

Prefetching Using Principles of Hippocampal-Neocortical Interaction.
Proceedings of the 19th Workshop on Hot Topics in Operating Systems, 2023

2022
Distill: Domain-Specific Compilation for Cognitive Models.
Proceedings of the IEEE/ACM International Symposium on Code Generation and Optimization, 2022

2021
Cognac: Domain-Specific Compilation for Cognitive Models.
CoRR, 2021

Maya: Using Formal Control to Obfuscate Power Side Channels.
Proceedings of the 48th ACM/IEEE Annual International Symposium on Computer Architecture, 2021

2020
Intelligent systems for efficiency and security
PhD thesis, 2020

2019
Maya: Falsifying Power Sidechannels with Operating System Support.
CoRR, 2019

Tangram: Integrated Control of Heterogeneous Computers.
Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture, 2019

2018
Yukta: Multilayer Resource Controllers to Maximize Efficiency.
Proceedings of the 45th ACM/IEEE Annual International Symposium on Computer Architecture, 2018

Structured Singular Value Control for Modular Resource Management in Multilayer Computers.
Proceedings of the 57th IEEE Conference on Decision and Control, 2018

2017
Multilayer Compute Resource Management with Robust Control Theory.
Proceedings of the 26th International Conference on Parallel Architectures and Compilation Techniques, 2017

Sthira: A Formal Approach to Minimize Voltage Guardbands under Variation in Networks-on-Chip for Energy Efficiency.
Proceedings of the 26th International Conference on Parallel Architectures and Compilation Techniques, 2017

2016
Using Multiple Input, Multiple Output Formal Control to Maximize Resource Efficiency in Architectures.
Proceedings of the 43rd ACM/IEEE Annual International Symposium on Computer Architecture, 2016


  Loading...