Rafail Psiakis
Orcid: 0000-0001-6295-5476
According to our database1,
Rafail Psiakis
authored at least 19 papers
between 2017 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
2017
2018
2019
2020
2021
2022
2023
2024
0
1
2
3
4
5
6
3
1
1
1
2
3
3
2
2
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
IEEE Trans. Very Large Scale Integr. Syst., June, 2024
IEEE Trans. Circuits Syst. I Regul. Pap., May, 2024
Unleashing OpenTitan's Potential: a Silicon-Ready Embedded Secure Element for Root of Trust and Cryptographic Offloading.
CoRR, 2024
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2024
NSPG: Natural language Processing-based Security Property Generator for Hardware Security Assurance.
Proceedings of the 61st ACM/IEEE Design Automation Conference, 2024
2023
Cyber Security aboard Micro Aerial Vehicles: An OpenTitan-based Visual Communication Use Case.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023
Proceedings of the 29th International Symposium on On-Line Testing and Robust System Design, 2023
Proceedings of the 35th IEEE Hot Chips Symposium, 2023
2022
Microprocess. Microsystems, September, 2022
Improving Drone Mission Continuity in Rescue Operations with Secure and Efficient Task Migration.
Proceedings of the 8th IEEE World Forum on Internet of Things, 2022
Proceedings of the Information Security Practice and Experience, 2022
A Deep Learning-Based Face Mask Detector for Autonomous Nano-Drones (Student Abstract).
Proceedings of the Thirty-Sixth AAAI Conference on Artificial Intelligence, 2022
2021
ACM Comput. Surv., 2021
2019
Fine-Grained Hardware Mitigation for Multiple Long-Duration Transients on VLIW Function Units.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2019
Proceedings of the 2019 Conference on Design and Architectures for Signal and Image Processing, 2019
2018
Performance Optimization Mechanisms for Fault-Resilient VLIW Processors. (Mécanismes d'optimisation des performances des processeurs VLIW à tolérance de fautes).
PhD thesis, 2018
2017
Run-time Instruction Replication for permanent and soft error mitigation in VLIW processors.
Proceedings of the 15th IEEE International New Circuits and Systems Conference, 2017
Proceedings of the 2017 IEEE Computer Society Annual Symposium on VLSI, 2017