Qing'an Li

Orcid: 0000-0003-0110-5405

Affiliations:
  • Wuhan University, Computer School, China
  • Wuhan University, State Key Laboratory of Software Engineering, China


According to our database1, Qing'an Li authored at least 51 papers between 2010 and 2024.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
Rolling bearing fault diagnosis method using time-frequency information integration and multi-scale TransFusion network.
Knowl. Based Syst., 2024

CHESS: Optimizing LLM Inference via Channel-Wise Thresholding and Selective Sparsification.
Proceedings of the 2024 Conference on Empirical Methods in Natural Language Processing, 2024

More Apps, Faster Hot-Launch on Mobile Devices via Fore/Background-aware GC-Swap Co-design.
Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, 2024

2023
Effective Stack Wear Leveling for NVM.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., October, 2023

GWalloc: A self-adaptive generational wear-aware allocator for non-volatile main memory.
Microprocess. Microsystems, 2023

Statistical Type Inference for Incomplete Programs.
Proceedings of the 31st ACM Joint European Software Engineering Conference and Symposium on the Foundations of Software Engineering, 2023

Shared Dictionary Compression for Efficient Mobile Software Distribution.
Proceedings of the 29th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, 2023

2022
Task Offloading with Task Classification and Offloading Nodes Selection for MEC-Enabled IoV.
ACM Trans. Internet Techn., 2022

A Fully Authenticated Diffie-Hellman Protocol and Its Application in WSNs.
IEEE Trans. Inf. Forensics Secur., 2022

A spatio-temporal sequence-to-sequence network for traffic flow prediction.
Inf. Sci., 2022

A mobile edge computing-based applications execution framework for Internet of Vehicles.
Frontiers Comput. Sci., 2022

An empirical study of the effectiveness of IR-based bug localization for large-scale industrial projects.
Empir. Softw. Eng., 2022

GLite: a fast and efficient automatic graph-level optimizer for large-scale DNNs.
Proceedings of the DAC '22: 59th ACM/IEEE Design Automation Conference, San Francisco, California, USA, July 10, 2022

Recovering Container Class Types in C++ Binaries.
Proceedings of the IEEE/ACM International Symposium on Code Generation and Optimization, 2022

Lamina: Low Overhead Wear Leveling for NVM with Bounded Tail.
Proceedings of the 27th Asia and South Pacific Design Automation Conference, 2022

2021
TinyAKE: A More Practicable and Trustable Scheme for Authenticated Key Establishment in WSNs.
CoRR, 2021

Study on the Optimal Configuration of a Wind-Solar-Battery-Fuel Cell System Based on a Regional Power Supply.
IEEE Access, 2021

A Spatial-Temporal Graph Attention Network for Multi-intersection Traffic Light Control.
Proceedings of the International Joint Conference on Neural Networks, 2021

2020
Loop2Recursion: Compiler-Assisted Wear Leveling for Non-Volatile Memory.
Proceedings of the 38th IEEE International Conference on Computer Design, 2020

2019
Memory-aware TLP throttling and cache bypassing for GPUs.
Clust. Comput., 2019

Reuse locality aware cache partitioning for last-level cache.
Comput. Electr. Eng., 2019

Checkpointing-aware Data Allocation for Energy Harvesting Powered Non-volatile Processors.
Proceedings of the 2019 IEEE Non-Volatile Memory Systems and Applications Symposium, 2019

A Wear Leveling Aware Memory Allocator for Both Stack and Heap Management in PCM-based Main Memory Systems.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2019

2017
Stack-Size Sensitive On-Chip Memory Backup for Self-Powered Nonvolatile Processors.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2017

2016
Write Mode Aware Loop Tiling for High Performance Low Power Volatile PCM in Embedded Systems.
IEEE Trans. Computers, 2016

2015
Compiler-Assisted Refresh Minimization for Volatile STT-RAM Cache.
IEEE Trans. Computers, 2015

物联网环境中数据存储与查询机制研究 (Data Storage and Query in Internet of Things).
计算机科学, 2015

Software assisted non-volatile register reduction for energy harvesting based cyber-physical system.
Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, 2015

Compiler directed automatic stack trimming for efficient non-volatile processors.
Proceedings of the 52nd Annual Design Automation Conference, 2015

2014
A Unified Write Buffer Cache Management Scheme for Flash Memory.
IEEE Trans. Very Large Scale Integr. Syst., 2014

Compiler-Assisted STT-RAM-Based Hybrid Cache for Energy Efficient Embedded Systems.
IEEE Trans. Very Large Scale Integr. Syst., 2014

WCET-Aware Re-Scheduling Register Allocation for Real-Time Embedded Systems With Clustered VLIW Architecture.
IEEE Trans. Very Large Scale Integr. Syst., 2014

Thread Progress Aware Coherence Adaption for Hybrid Cache Coherence Protocols.
IEEE Trans. Parallel Distributed Syst., 2014

Migration-Aware Loop Retiming for STT-RAM-Based Hybrid Cache in Embedded Systems.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2014

Register allocation for hybrid register architecture in nonvolatile processors.
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014

A wear-leveling-aware dynamic stack for PCM memory in embedded systems.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2014

Write Mode Aware Loop Tiling for High Performance Low Power Volatile PCM.
Proceedings of the 51st Annual Design Automation Conference 2014, 2014

2013
Task Allocation on Nonvolatile-Memory-Based Hybrid Main Memory.
IEEE Trans. Very Large Scale Integr. Syst., 2013

Low-energy volatile STT-RAM cache design using cache-coherence-enabled adaptive refresh.
ACM Trans. Design Autom. Electr. Syst., 2013

Compiler directed write-mode selection for high performance low power volatile PCM.
Proceedings of the SIGPLAN/SIGBED Conference on Languages, 2013

Cache coherence enabled adaptive refresh for volatile STT-RAM.
Proceedings of the Design, Automation and Test in Europe, 2013

Minimizing code size via page selection optimization on partitioned memory architectures.
Proceedings of the International Conference on Compilers, 2013

2012
Compiler-assisted preferred caching for embedded systems with STT-RAM based hybrid cache.
Proceedings of the SIGPLAN/SIGBED Conference on Languages, 2012

Code Motion for Migration Minimization in STT-RAM Based Hybrid Cache.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2012

MAC: migration-aware compilation for STT-RAM based hybrid cache in embedded systems.
Proceedings of the International Symposium on Low Power Electronics and Design, 2012

TEACA: Thread ProgrEss Aware Coherence Adaption for hybrid coherence protocols.
Proceedings of the IEEE 10th Symposium on Embedded Systems for Real-time Multimedia, 2012

MGC: Multiple graph-coloring for non-volatile memory based hybrid Scratchpad Memory.
Proceedings of the 16th Workshop on Interaction between Compilers and Computer Architectures, 2012

2011
Minimizing Schedule Length via Cooperative Register Allocation and Loop Scheduling for Embedded Systems.
Proceedings of the IEEE 10th International Conference on Trust, 2011

Game Model Based Register Allocation.
Proceedings of the Applied Informatics and Communication - International Conference, 2011

2010
A Heuristic Algorithm for optimizing Page Selection Instructions
CoRR, 2010

Integer Promotion Elimination on Abstract Syntax Tree.
Proceedings of the 10th IEEE International Conference on Computer and Information Technology, 2010


  Loading...