Qiaosha Zou
Orcid: 0000-0001-6662-4316
According to our database1,
Qiaosha Zou
authored at least 24 papers
between 2011 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Inf. Sci., 2024
CoRR, 2024
2023
IEEE Trans. Parallel Distributed Syst., September, 2023
AutoMap: Automatic Mapping of Neural Networks to Deep Learning Accelerators for Edge Devices.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., September, 2023
Augmenting aspect-level sentiment classification with distance-related local context input.
J. Supercomput., July, 2023
2022
IEEE Trans. Hum. Mach. Syst., 2022
The Spike Gating Flow: A Hierarchical Structure Based Spiking Neural Network for Online Gesture Recognition.
CoRR, 2022
2021
Proceedings of the ICMLC 2021: 13th International Conference on Machine Learning and Computing, 2021
Systolic-Array Deep-Learning Acceleration Exploring Pattern-Indexed Coordinate-Assisted Sparsity for Real-Time On-Device Speech Processing.
Proceedings of the GLSVLSI '21: Great Lakes Symposium on VLSI 2021, 2021
2020
A Communication-Aware DNN Accelerator on ImageNet Using In-Memory Entry-Counting Based Algorithm-Circuit-Architecture Co-Design in 65-nm CMOS.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2020
2017
IEEE Trans. Very Large Scale Integr. Syst., 2017
IEEE Des. Test, 2017
2016
Pinatubo: a processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories.
Proceedings of the 53rd Annual Design Automation Conference, 2016
2015
Heterogeneous architecture design with emerging 3D and non-volatile memory technologies.
Proceedings of the 20th Asia and South Pacific Design Automation Conference, 2015
2014
Proceedings of the ACM/IEEE International Workshop on System Level Interconnect Prediction, 2014
Proceedings of the Great Lakes Symposium on VLSI 2014, GLSVLSI '14, Houston, TX, USA - May 21, 2014
3DLAT: TSV-based 3D ICs crosstalk minimization utilizing Less Adjacent Transition code.
Proceedings of the 19th Asia and South Pacific Design Automation Conference, 2014
Proceedings of the 2014 International 3D Systems Integration Conference, 2014
A cost benefit analysis: The impact of defect clustering on the necessity of pre-bond tests.
Proceedings of the 2014 International 3D Systems Integration Conference, 2014
2013
Proceedings of the International Symposium on Quality Electronic Design, 2013
Proceedings of the 2013 IEEE 31st International Conference on Computer Design, 2013
Proceedings of the Design, Automation and Test in Europe, 2013
2012
3DHLS: Incorporating high-level synthesis in physical planning of three-dimensional (3D) ICs.
Proceedings of the 2012 Design, Automation & Test in Europe Conference & Exhibition, 2012
2011
Proceedings of the 9th International Conference on Hardware/Software Codesign and System Synthesis, 2011