Priyadarsan Patra

Orcid: 0000-0002-9585-0598

According to our database1, Priyadarsan Patra authored at least 29 papers between 1994 and 2023.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
Office of the Pro Vice Chancellor.
Proceedings of the 9th International Symposium on Embedded Computing and System Design, 2023

2020
In silico ranking of phenolics for therapeutic effectiveness on cancer stem cells.
BMC Bioinform., 2020

Enabling Hardware Performance Counters for Microkernel-Based Virtualization on Embedded Systems.
IEEE Access, 2020

2019
Performance Analysis of Microkernel Based Virtualization Techniques on Embedded Systems.
J. Low Power Electron., 2019

Selected Articles from the ISED 2018 Conference.
J. Low Power Electron., 2019

Techniques for Debug of Low Power SoCs.
Proceedings of the 20th International Workshop on Microprocessor/SoC Test, 2019

2017
Selected Articles from the IEEE ISED 2016 Conference.
J. Low Power Electron., 2017

2015
Selected Articles from the IEEE ISED 2014 Conference.
J. Low Power Electron., 2015

Fabrics on Die: Where Function, Debug and Test Meet.
Proceedings of the 9th International Symposium on Networks-on-Chip, 2015

2014
Selected Articles from the IEEE ISED 2013 Conference.
J. Low Power Electron., 2014

2013
Selected Articles from the IEEE ISED 2012 Conference.
J. Low Power Electron., 2013

Observability-aware Directed Test Generation for Soft Errors and Crosstalk Faults.
Proceedings of the 26th International Conference on VLSI Design and 12th International Conference on Embedded Systems, 2013

Dynamic Selection of Trace Signals for Post-Silicon Debug.
Proceedings of the 14th International Workshop on Microprocessor Test and Verification, 2013

Double Layer Perceptron Synchronized Computational Intelligence Guided Fractal Triangle Based Cryptographic Technique for Secured Communication (DLPFT).
Proceedings of the 2013 International Symposium on Electronic System Design, 2013

2012
Constrained signal selection for post-silicon validation.
Proceedings of the 2012 IEEE International High Level Design Validation and Test Workshop, 2012

2011
Efficient combination of trace and scan signals for post silicon validation and debug.
Proceedings of the 2011 IEEE International Test Conference, 2011

Bee Colony Inspired Metamodeling Based Fast Optimization of a Nano-CMOS PLL.
Proceedings of the International Symposium on Electronic System Design, 2011

2009
A PVT aware accurate statistical logic library for high- metal-gate nano-CMOS.
Proceedings of the 10th International Symposium on Quality of Electronic Design (ISQED 2009), 2009

2008
Impact of Process and Temperature Variations on Network-on-Chip Design Exploration.
Proceedings of the Second International Symposium on Networks-on-Chips, 2008

Runtime Validation of Transactional Memory Systems.
Proceedings of the 9th International Symposium on Quality of Electronic Design (ISQED 2008), 2008

Runtime validation of memory ordering using constraint graph checking.
Proceedings of the 14th International Conference on High-Performance Computer Architecture (HPCA-14 2008), 2008

2007
On the cusp of a validation wall.
IEEE Des. Test Comput., 2007

2003
ESTIMA: an architectural-level power estimator for multi-ported pipelined register files.
Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003

2002
A System-Level Solution to Domino Synthesis with 2 GHz Application.
Proceedings of the 20th International Conference on Computer Design (ICCD 2002), 2002

1997
Delay Insensitive Logic for RSFQ Superconductor Technology.
Proceedings of the 3rd International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC '97), 1997

1996
Efficient Delay-Insensitive RSFQ Circuits.
Proceedings of the 1996 International Conference on Computer Design (ICCD '96), 1996

1995
Fully asynchronous, robust, high-throughput arithmetic structures.
Proceedings of the 8th International Conference on VLSI Design (VLSI Design 1995), 1995

Power-efficient delay-insensitive codes for data transmission.
Proceedings of the 28th Annual Hawaii International Conference on System Sciences (HICSS-28), 1995

1994
Efficient building blocks for delay insensitive circuits.
Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems, 1994


  Loading...