Prithvi Shankar

According to our database1, Prithvi Shankar authored at least 13 papers between 2014 and 2023.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
Single Chip Radar Processing for Object Detection.
Proceedings of the IEEE International Conference on Consumer Electronics, 2023

Single Chip Traction Inverter System using High Performance and Real-time AM263 MCU.
Proceedings of the IEEE International Conference on Consumer Electronics, 2023

2022
Single Chip Connected Multi-Axis Servo Drive for Industrial Systems.
Proceedings of the IEEE International Conference on Consumer Electronics, 2022

IO Virtualization for Real Time Automotive Systems.
Proceedings of the IEEE International Conference on Consumer Electronics, 2022

Efficient in-cabin monitoring solution using TI TDA2PxSOCs.
Proceedings of the Autonomous Vehicles and Machines 2022, online, January 15-26, 2022, 2022

2021
Robust Digital Cluster on Jacinto6 Processor.
Proceedings of the IEEE International Conference on Consumer Electronics, 2021

Optimal CMS System on TDA3 Processor.
Proceedings of the IEEE International Conference on Consumer Electronics, 2021

2015
Resolving ADAS imaging subsystem functional safety quagmire.
Proceedings of the IEEE International Conference on Consumer Electronics, 2015

2014
A unique non-intrusive approach to non-ATE Based cul-de-sac SoC debug.
Proceedings of the 27th IEEE International System-on-Chip Conference, 2014

Customization of de-blocking filter edge order for high performance: Study of H.264 AVC/SVC, H.265.
Proceedings of the 2014 IEEE International Symposium on Signal Processing and Information Technology, 2014

Re-configurable coherent event forwarding mechanism for multiprocessor systems.
Proceedings of the 2014 IEEE International Symposium on Signal Processing and Information Technology, 2014

Method to Determine Contrariety between Architectures Containing Stratified Memory Mapped Register Sets.
Proceedings of the 2014 Fifth International Symposium on Electronic System Design, 2014

Efficient system level cache architecture for multimedia SoC.
Proceedings of the 2014 International Conference on Advances in Computing, 2014


  Loading...