Poki Chen
Orcid: 0000-0003-0749-4181
According to our database1,
Poki Chen
authored at least 32 papers
between 1991 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Area Efficient 0.009-mm<sup>2</sup> 28.1-ppm/°C 11.3-MHz ALL-MOS Relaxation Oscillator.
IEEE Trans. Very Large Scale Integr. Syst., October, 2024
2023
A 216 × 216 Global-Shutter CMOS Image Sensor With Embedded Analog Memory and Automatic Exposure Control for Under-Display Optical Fingerprint Sensing Applications.
IEEE Trans. Circuits Syst. I Regul. Pap., March, 2023
2022
A 1-ps Bin Size 4.87-ps Resolution FPGA Time-to-Digital Converter Based on Phase Wrapping Sorting and Selection.
IEEE Access, 2022
2021
Real-Time Semantic Segmentation with Dual Encoder and Self-Attention Mechanism for Autonomous Driving.
Sensors, 2021
A 368 × 184 Optical Under-Display Fingerprint Sensor Comprising Hybrid Arrays of Global and Rolling Shutter Pixels With Shared Pixel-Level ADCs.
IEEE J. Solid State Circuits, 2021
An 18.39 fJ/Conversion-Step 1-MS/s 12-bit SAR ADC With Non-Binary Multiple-LSB-Redundant and Non-Integer-and-Split-Capacitor DAC.
IEEE Access, 2021
A 1280 x 720 Micro-LED Display Driver with 10-Bit Current-Mode Pulse Width Modulation.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2021
2020
High-Precision PLL Delay Matrix With Overclocking and Double Data Rate for Accurate FPGA Time-to-Digital Converters.
IEEE Trans. Very Large Scale Integr. Syst., 2020
Low Flicker Dimmable Multichannel LED Driver With Matrix-Style DPWM and Precise Current Matching.
IEEE Trans. Very Large Scale Integr. Syst., 2020
Design and Implementation of a 256-Bit RISC-V-Based Dynamically Scheduled Very Long Instruction Word on FPGA.
IEEE Access, 2020
2019
IEEE Trans. Very Large Scale Integr. Syst., 2019
A 10-bit 1026-Channel Column Driver IC With Partially Segmented Piecewise Linear Digital-to-Analog Converters for UHD TFT-LCDs With One Billion Color Display.
IEEE J. Solid State Circuits, 2019
Proceedings of the IEEE International Test Conference in Asia, 2019
2018
Device Array Layout Synthesis With Nonlinear Gradient Compensation for a High-Accuracy Current-Steering DAC.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2018
2017
A 2.5-ps Bin Size and 6.7-ps Resolution FPGA Time-to-Digital Converter Based on Delay Wrapping and Averaging.
IEEE Trans. Very Large Scale Integr. Syst., 2017
2015
Proceedings of the 2015 International Symposium on Intelligent Signal Processing and Communication Systems, 2015
A 486k S/s CMOS time-domain smart temperature sensor with -0.85°C/0.78°C voltage-calibrated error.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015
2011
All-Digital Time-Domain Smart Temperature Sensor With an Inter-Batch Inaccuracy of -0.7~°C - +0.6~°C After One-Point Calibration.
IEEE Trans. Circuits Syst. I Regul. Pap., 2011
2010
FPGA Vernier Digital-to-Time Converter With 1.58 ps Resolution and 59.3 Minutes Operation Range.
IEEE Trans. Circuits Syst. I Regul. Pap., 2010
A Time-Domain SAR Smart Temperature Sensor With Curvature Compensation and a 3σ Inaccuracy of -0.4°C ∼ +0.6°C Over a 0°C to 90°C Range.
IEEE J. Solid State Circuits, 2010
2009
Switching Schemes for Reducing Capacitor Mismatch Sensitivity of Quasi-Passive Cyclic DAC.
IEEE Trans. Circuits Syst. II Express Briefs, 2009
2008
A time-domain SAR smart temperature sensor with -0.25∼+0.35°C inaccuracy for on-chip monitoring.
Proceedings of the ESSCIRC 2008, 2008
A FPGA vernier digital-to-time converter with 3.56ps resolution and -0.23∼+0.2LSB inaccuracy.
Proceedings of the IEEE 2008 Custom Integrated Circuits Conference, 2008
2007
A Fully Digital Time-Domain Smart Temperature Sensor Realized With 140 FPGA Logic Elements.
IEEE Trans. Circuits Syst. I Regul. Pap., 2007
2006
Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, 2006
2005
IEEE J. Solid State Circuits, 2005
A monolithic vernier-based time-to-digital converter with dual PLLs for self-calibration.
Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005
2004
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004
2003
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
1999
Proceedings of the IEEE 1999 Custom Integrated Circuits Conference, 1999
1991
An improved transmission protocol for two interfering queues in packet radio networks.
IEEE Trans. Commun., 1991