Pierre Busson

According to our database1, Pierre Busson authored at least 13 papers between 2009 and 2018.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2018
A Comparison of Beamforming Schemes for 5G mm-Wave Small Cell Transmitters.
Proceedings of the 16th IEEE International New Circuits and Systems Conference, 2018

F4: Circuit and system techniques for mm-wave multi-antenna systems.
Proceedings of the 2018 IEEE International Solid-State Circuits Conference, 2018

2016
Session 13 overview: Wireless systems.
Proceedings of the 2016 IEEE International Solid-State Circuits Conference, 2016

2014
An optical power efficient asymmetrically companded DCO-OFDM for IM/DD systems.
Proceedings of the 23rd Wireless and Optical Communication Conference, 2014

F4: Mm-Wave advances for active safety and communication systems.
Proceedings of the 2014 IEEE International Conference on Solid-State Circuits Conference, 2014

Impact of VCSEL nonlinearity on Discrete MultiTone modulation: Quasi-static approach.
Proceedings of the 21st International Conference on Telecommunications, 2014

2011
A 65-nm CMOS Fully Integrated Transceiver Module for 60-GHz Wireless HD Applications.
IEEE J. Solid State Circuits, 2011

A 65nm CMOS fully integrated transceiver module for 60GHz wireless HD applications.
Proceedings of the IEEE International Solid-State Circuits Conference, 2011

2010
A 1 GHz Digital Channel Multiplexer for Satellite Outdoor Unit.
IEEE J. Solid State Circuits, 2010

On-Chip Process Variability Monitoring Flow.
J. Low Power Electron., 2010

A 17.5-to-20.94GHz and 35-to-41.88GHz PLL in 65nm CMOS for wireless HD applications.
Proceedings of the IEEE International Solid-State Circuits Conference, 2010

2009
Product On-Chip Process Compensation for Low Power and Yield Enhancement.
Proceedings of the Integrated Circuit and System Design. Power and Timing Modeling, 2009

A 1GHz digital channel multiplexer for satellite OutDoor Unit based on a 65nm CMOS transceiver.
Proceedings of the IEEE International Solid-State Circuits Conference, 2009


  Loading...