Piedad Brox Jiménez
Orcid: 0000-0003-1059-5338
According to our database1,
Piedad Brox Jiménez
authored at least 53 papers
between 2003 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
Hardware-Efficient Configurable Ring-Oscillator-Based Physical Unclonable Function/True Random Number Generator Module for Secure Key Management.
Sensors, September, 2024
Proceedings of the 2024 IEEE Nordic Circuits and Systems Conference (NorCAS), 2024
Design of a Karatsuba Multiplier to Accelerate Digital Signature Schemes on Embedded Systems.
Proceedings of the 2024 IEEE Nordic Circuits and Systems Conference (NorCAS), 2024
Proceedings of the Applied Reconfigurable Computing. Architectures, Tools, and Applications, 2024
2023
Timing-Attack-Resistant Acceleration of NTRU Round 3 Encryption on Resource-Constrained Embedded Systems.
Cryptogr., June, 2023
On-Line Evaluation and Monitoring of Security Features of an RO-Based PUF/TRNG for IoT Devices.
Sensors, 2023
Proceedings of the IEEE Nordic Circuits and Systems Conference, 2023
Proceedings of the 38th Conference on Design of Circuits and Integrated Systems, 2023
A Simple Power Analysis of an FPGA implementation of a polynomial multiplier for the NTRU cryptosystem.
Proceedings of the 38th Conference on Design of Circuits and Integrated Systems, 2023
2022
Multi-Unit Serial Polynomial Multiplier to Accelerate NTRU-Based Cryptographic Schemes in IoT Embedded Systems.
Sensors, 2022
Integr., 2022
Efficient RO-PUF for Generation of Identifiers and Keys in Resource-Constrained Embedded Systems.
Cryptogr., 2022
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
Proceedings of the 37th Conference on Design of Circuits and Integrated Systems, 2022
2021
Timing-Optimized Hardware Implementation to Accelerate Polynomial Multiplication in the NTRU Algorithm.
ACM J. Emerg. Technol. Comput. Syst., 2021
Proceedings of the XXXVI Conference on Design of Circuits and Integrated Systems, 2021
2020
Proceedings of the 15th Design & Technology of Integrated Systems in Nanoscale Era, 2020
Proceedings of the XXXV Conference on Design of Circuits and Integrated Systems, 2020
2018
Microprocess. Microsystems, 2018
2017
Proceedings of the IEEE Nordic Circuits and Systems Conference, 2017
2016
Low-cost dedicated hardware IP modules for background subtraction in embedded vision systems.
J. Real Time Image Process., 2016
Application specific integrated circuit solution for multi-input multi-output piecewise-affine functions.
Int. J. Circuit Theory Appl., 2016
2015
Digital VLSI Implementation of Piecewise-Affine Controllers Based on Lattice Approach.
IEEE Trans. Control. Syst. Technol., 2015
Proceedings of the International Symposium on Consumer Electronics, 2015
Proceedings of the IEEE International Conference on Industrial Technology, 2015
Hardware implementation of a background substraction algorithm in FPGA-based platforms.
Proceedings of the IEEE International Conference on Industrial Technology, 2015
2014
IEEE Trans. Consumer Electron., 2014
Proceedings of the 21st IEEE International Conference on Electronics, Circuits and Systems, 2014
2013
IEEE Trans. Ind. Informatics, 2013
IEEE Trans. Ind. Informatics, 2013
A Programmable and Configurable ASIC to Generate Piecewise-Affine Functions Defined Over General Partitions.
IEEE Trans. Circuits Syst. I Regul. Pap., 2013
Proceedings of the Fuzzy Logic and Applications - 10th International Workshop, 2013
2012
Proceedings of the 19th IEEE International Conference on Electronics, Circuits and Systems, 2012
Reducing bit flipping problems in SRAM physical unclonable functions for chip identification.
Proceedings of the 19th IEEE International Conference on Electronics, Circuits and Systems, 2012
Proceedings of the 19th IEEE International Conference on Electronics, Circuits and Systems, 2012
2011
IEEE J. Sel. Top. Signal Process., 2011
Fuzzy motion adaptive algorithm and its hardware implementation for video de-interlacing.
Appl. Soft Comput., 2011
Proceedings of the 2011 International Conference on Field-Programmable Technology, 2011
Circuit implementation of piecewise-affine functions based on lattice representation.
Proceedings of the 20th European Conference on Circuit Theory and Design, 2011
2010
Proceedings of the FUZZ-IEEE 2010, 2010
Studies in Fuzziness and Soft Computing 246, Springer, ISBN: 978-3-642-10694-1, 2010
2009
Fuzzy Motion-Adaptive Interpolation With Picture Repetition Detection for Deinterlacing.
IEEE Trans. Instrum. Meas., 2009
2007
IEEE Trans. Consumer Electron., 2007
Fuzzy Sets Syst., 2007
Proceedings of the FUZZ-IEEE 2007, 2007
2006
Int. J. Approx. Reason., 2006
Proceedings of the Knowledge-Based Intelligent Information and Engineering Systems, 2006
2005
Proceedings of the Neural Nets, 16th Italian Workshop on Neural Nets, 2005
Proceedings of the Joint 4th Conference of the European Society for Fuzzy Logic and Technology and the 11th Rencontres Francophones sur la Logique Floue et ses Applications, 2005
2004
Appl. Soft Comput., 2004
2003
Proceedings of the Fuzzy Logic and Applications, 5th International Workshop, 2003