Phillip H. Jones
Orcid: 0000-0002-8220-7552Affiliations:
- Iowa State University, Department of Electrical and Computer Engineering, Ames, IA, USA
According to our database1,
Phillip H. Jones
authored at least 69 papers
between 2002 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
Multimodal Model Predictive Runtime Verification for Safety of Autonomous Cyber-Physical Systems.
Proceedings of the Formal Methods for Industrial Critical Systems, 2024
2023
Model Predictive Runtime Verification for Cyber-Physical Systems with Real-Time Deadlines.
Proceedings of the Formal Modeling and Analysis of Timed Systems, 2023
Proceedings of the Formal Modeling and Analysis of Timed Systems, 2023
Impossible Made Possible: Encoding Intractable Specifications via Implied Domain Constraints.
Proceedings of the Formal Methods for Industrial Critical Systems, 2023
Proceedings of the IEEE Frontiers in Education Conference, 2023
R2U2 Version 3.0: Re-Imagining a Toolchain for Specification, Resource Estimation, and Optimized Observer Generation for Runtime Verification in Hardware and Software.
Proceedings of the Computer Aided Verification - 35th International Conference, 2023
2022
Innov. Syst. Softw. Eng., 2022
Proceedings of the NASA Formal Methods - 14th International Symposium, 2022
Proceedings of the IEEE Frontiers in Education Conference, 2022
Proceedings of the Software Verification and Formal Methods for ML-Enabled Autonomous Systems, 2022
2021
Benchmarking vision kernels and neural network inference accelerators on embedded platforms.
J. Syst. Archit., 2021
Learning and Professional Development Through Integrated Reflective Activities in Electrical and Computer Engineering Courses.
Proceedings of the IEEE Frontiers in Education Conference, 2021
An Efficient Hardware Architecture for Sparse Convolution using Linear Feedback Shift Registers.
Proceedings of the 32nd IEEE International Conference on Application-specific Systems, 2021
2020
Proceedings of the Formal Modeling and Analysis of Timed Systems, 2020
Proceedings of the IEEE Frontiers in Education Conference, 2020
ParaHist: FPGA Implementation of Parallel Event-Based Histogram for Optical Flow Calculation.
Proceedings of the 31st IEEE International Conference on Application-specific Systems, 2020
2019
Proceedings of the 15th IEEE International Conference on Embedded Software and Systems, 2019
Analyzing the Energy-Efficiency of Vision Kernels on Embedded CPU, GPU and FPGA Platforms.
Proceedings of the 27th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2019
2018
ARMOR: A Recompilation and Instrumentation-Free Monitoring Architecture for Detecting Memory Exploits.
IEEE Trans. Computers, 2018
Proceedings of the 2018 International Conference on ReConFigurable Computing and FPGAs, 2018
Proceedings of the 2018 International Conference on ReConFigurable Computing and FPGAs, 2018
A Runtime Configurable Hardware Architecture for Computing Histogram-Based Feature Descriptors.
Proceedings of the 28th International Conference on Field Programmable Logic and Applications, 2018
2017
The design and integration of a software configurable and parallelized coprocessor architecture for LQR control.
J. Parallel Distributed Comput., 2017
Proceedings of the 2017 IEEE International Parallel and Distributed Processing Symposium Workshops, 2017
Proceedings of the 28th IEEE International Conference on Application-specific Systems, 2017
2016
ACM Trans. Reconfigurable Technol. Syst., 2016
IEEE Trans. Parallel Distributed Syst., 2016
Parameterizable FPGA-Based Kalman Filter Coprocessor Using Piecewise Affine Modeling.
Proceedings of the 2016 IEEE International Parallel and Distributed Processing Symposium Workshops, 2016
Evidence-based planning to broaden the participation of women in electrical and computer engineering.
Proceedings of the 2016 IEEE Frontiers in Education Conference, 2016
2015
ACM Trans. Design Autom. Electr. Syst., 2015
A Configurable Architecture for Sparse LU Decomposition on Matrices with Arbitrary Patterns.
SIGARCH Comput. Archit. News, 2015
J. Circuits Syst. Comput., 2015
Int. J. Reconfigurable Comput., 2015
Proceedings of the International Conference on ReConFigurable Computing and FPGAs, 2015
Accelerating all-pairs shortest path using a message-passing reconfigurable architecture.
Proceedings of the International Conference on ReConFigurable Computing and FPGAs, 2015
Proceedings of the 2015 IEEE International Conference on Microelectronics Systems Education, 2015
Proceedings of the 25th International Conference on Field Programmable Logic and Applications, 2015
k-NN text classification using an FPGA-based sparse matrix vector multiplication accelerator.
Proceedings of the IEEE International Conference on Electro/Information Technology, 2015
2014
Hardware-software architecture for priority queue management in real-time and embedded systems.
Int. J. Embed. Syst., 2014
IEEE Embed. Syst. Lett., 2014
Proceedings of the Twelfth ACM/IEEE International Conference on Formal Methods and Models for Codesign, 2014
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2014
Proceedings of the 2014 IEEE International Parallel & Distributed Processing Symposium Workshops, 2014
Proceedings of the 32nd IEEE International Conference on Computer Design, 2014
2013
ACM Trans. Embed. Comput. Syst., 2013
Proceedings of the 21st Mediterranean Conference on Control and Automation, 2013
Proceedings of the International Conference on Computational Science, 2013
2012
IEEE Trans. Circuits Syst. I Regul. Pap., 2012
Improving System Predictability and Performance via Hardware Accelerated Data Structures.
Proceedings of the International Conference on Computational Science, 2012
Proceedings of the Tenth ACM/IEEE International Conference on Formal Methods and Models for Codesign, 2012
Proceedings of the 30th International IEEE Conference on Computer Design, 2012
2011
Characterizing Non-ideal Impacts of Reconfigurable Hardware Workloads on Ring Oscillator-Based Thermometers.
Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs, 2011
Proceedings of the 2011 IEEE International Conference on Microelectronic Systems Education, 2011
Proceedings of the IEEE 29th International Conference on Computer Design, 2011
2010
Proceedings of the 8th ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE 2010), 2010
Proceedings of the 8th ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE 2010), 2010
Proceedings of the Design, Automation and Test in Europe, 2010
2009
Proceedings of the 15th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, 2009
Proceedings of the ReConFig'09: 2009 International Conference on Reconfigurable Computing and FPGAs, 2009
2007
Proceedings of the 20th International Conference on VLSI Design (VLSI Design 2007), 2007
Proceedings of the FPL 2007, 2007
Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, 2007
2006
An adaptive frequency control method using thermal feedback for reconfigurable hardware applications.
Proceedings of the 2006 IEEE International Conference on Field Programmable Technology, 2006
Proceedings of the 2006 International Conference on Field Programmable Logic and Applications (FPL), 2006
2005
Extracting and Improving Microarchitecture Performance on Reconfigurable Architectures.
Int. J. Parallel Program., 2005
Proceedings of the 2005 International Conference on Microelectronics Systems Education, 2005
2004
The Effects of an ARMOR-Based SIFT Environment on the Performance and Dependability of User Applications.
IEEE Trans. Software Eng., 2004
Proceedings of the 18th International Parallel and Distributed Processing Symposium (IPDPS 2004), 2004
2002
Proceedings of the 2002 International Conference on Dependable Systems and Networks (DSN 2002), 2002