Philipp Holzinger

Orcid: 0000-0002-2912-0650

According to our database1, Philipp Holzinger authored at least 15 papers between 2016 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
Most Resource Efficient Matrix Vector Multiplication on FPGAs.
IEEE Access, 2023

Benchmarking the Benchmarks.
Proceedings of the 2023 ACM Asia Conference on Computer and Communications Security, 2023

2022
EasyHBM: Simple and Fast HBM Access for FPGAs Using High-Level-Synthesis.
Proceedings of the Embedded Computer Systems: Architectures, Modeling, and Simulation, 2022

2021
Transparent FPGA Acceleration with TensorFlow.
CoRR, 2021

The HERA Methodology: Reconfigurable Logic in General-Purpose Computing.
IEEE Access, 2021

Fast HBM Access with FPGAs: Analysis, Architectures, and Applications.
Proceedings of the IEEE International Parallel and Distributed Processing Symposium Workshops, 2021

A Systematic Hardening of Java's Information Hiding.
Proceedings of the ASSS '21: Proceedings of the 2021 International Symposium on Advanced Security on Software and Systems, 2021

2019
A systematic analysis and hardening of the Java security architecture.
PhD thesis, 2019

Heterogeneous Computing Utilizing FPGAs - A New and Flexible Approach Integrating Dedicated Hardware Accelerators into Common Computing Platforms.
J. Signal Process. Syst., 2019

A Hardware Inference Accelerator for Temporal Convolutional Networks.
Proceedings of the 2019 IEEE Nordic Circuits and Systems Conference, 2019

2018
A new generic HLS approach for heterogeneous computing: on the feasibility of high-level synthesis in HSA-compatible systems.
Proceedings of the 18th International Conference on Embedded Computer Systems: Architectures, 2018

Programmable HSA Accelerators for Zynq UltraScale+ MPSoC Systems.
Proceedings of the Euro-Par 2018: Parallel Processing Workshops, 2018

2017
Hardening Java's Access Control by Abolishing Implicit Privilege Elevation.
Proceedings of the 2017 IEEE Symposium on Security and Privacy, 2017

LibHSA: One step towards mastering the era of heterogeneous hardware accelerators using FPGAs.
Proceedings of the 2017 Conference on Design and Architectures for Signal and Image Processing, 2017

2016
An In-Depth Study of More Than Ten Years of Java Exploitation.
Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security, 2016


  Loading...