Peter Feldmann
According to our database1,
Peter Feldmann
authored at least 44 papers
between 1989 and 2021.
Collaborative distances:
Collaborative distances:
Awards
IEEE Fellow
IEEE Fellow 2000, "For contributions to the analysis and simulation of electronic circuits.".
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2021
Proceedings of the International Conference for High Performance Computing, 2021
Proceedings of the IEEE Hot Chips 33 Symposium, 2021
2015
Efficient Transient Analysis of Power Delivery Network With Clock/Power Gating by Sparse Approximation.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2015
Multi-threading based parallel dynamic simulator for transient behavior analysis of power systems.
Proceedings of the 2015 IEEE International Conference on Smart Grid Communications, 2015
Proceedings of the 52nd Annual Design Automation Conference, 2015
2014
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2014
Proceedings of the 51st Annual Design Automation Conference 2014, 2014
2011
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011
2009
Proceedings of the Design, Automation and Test in Europe, 2009
Proceedings of the 46th Design Automation Conference, 2009
2008
Proceedings of the 9th International Symposium on Quality of Electronic Design (ISQED 2008), 2008
Driver waveform computation for timing analysis with multiple voltage threshold driver models.
Proceedings of the 45th Design Automation Conference, 2008
Proceedings of the 45th Design Automation Conference, 2008
2006
Simulation of SOI transistor circuits through non-equilibrium initial condition analysis (NEICA).
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006
2004
Sparse and efficient reduced order modeling of linear subcircuits with large number of terminals.
Proceedings of the 2004 International Conference on Computer-Aided Design, 2004
Proceedings of the 2004 Design, 2004
2002
Proceedings of the 2002 Design, 2002
2000
Modelling and Analysis of Communication Circuit Performance Using Markov Chains and Efficient Graph Representations.
Proceedings of the 2000 IEEE/ACM International Conference on Computer-Aided Design, 2000
Proceedings of the IEEE International Conference on Acoustics, 2000
Stochastic Modeling and Performance Evaluation for Digital Clock and Data Recovery Circuits.
Proceedings of the 2000 Design, 2000
Proceedings of the IEEE 2000 Custom Integrated Circuits Conference, 2000
1999
Modeling and simulation of the interference due to digital switching in mixed-signal ICs.
Proceedings of the 1999 IEEE/ACM International Conference on Computer-Aided Design, 1999
Chip-Level Verification for Parasitic Coupling Effects in Deep-Submicron Digital Designs.
Proceedings of the 1999 Design, 1999
Efficient Techniques for Modeling Chip-Level Interconnect, Substrate and Package Parasitics.
Proceedings of the 1999 Design, 1999
1998
IEEE J. Solid State Circuits, 1998
Reduced-Order Modeling of Large Linear Passive Multi-Terminal Circuits Using Matrix-Pade Approximation.
Proceedings of the 1998 Design, 1998
Proceedings of the 35th Conference on Design Automation, 1998
Proceedings of the IEEE 1998 Custom Integrated Circuits Conference, 1998
1997
Proceedings of the 1997 IEEE/ACM International Conference on Computer-Aided Design, 1997
A new linear-time harmonic balance algorithm for cyclostationary noise analysis in RF circuits.
Proceedings of the ASP-DAC '97 Asia and South Pacific Design Automation Conference, 1997
1996
Reduced-order modeling of large passive linear circuits by means of the SYPVL algorithm.
Proceedings of the 1996 IEEE/ACM International Conference on Computer-Aided Design, 1996
Computation of circuit waveform envelopes using an efficient, matrix-decomposed harmonic balance algorithm.
Proceedings of the 1996 IEEE/ACM International Conference on Computer-Aided Design, 1996
1995
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1995
CMOS dynamic power estimation based on collapsible current source transistor modeling.
Proceedings of the 1995 International Symposium on Low Power Design 1995, 1995
Proceedings of the 32st Conference on Design Automation, 1995
1994
Efficient small-signal circuit analysis and sensitivity computations with the PVL algorithm.
Proceedings of the 1994 IEEE/ACM International Conference on Computer-Aided Design, 1994
1993
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1993
1992
Proceedings of the Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computer & Processors, 1992
Proceedings of the 1992 IEEE/ACM International Conference on Computer-Aided Design, 1992
1991
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1991
Proceedings of the 1991 IEEE/ACM International Conference on Computer-Aided Design, 1991
1990
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 1990
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 1990
1989
Proceedings of the 1989 IEEE International Conference on Computer-Aided Design, 1989