Pawel Sniatala
According to our database1,
Pawel Sniatala
authored at least 24 papers
between 1995 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Proceedings of the 31st International Conference on Mixed Design of Integrated Circuits and System , 2024
2021
Game Theory based Cyber-Insurance to Cover Potential Loss from Mobile Malware Exploitation.
DTRAP, 2021
Artif. Intell. Medicine, 2021
2020
SU-AIS BB-MAS (Syracuse University and Assured Information Security - Behavioral Biometrics Multi-device and multi-Activity data from Same users) Dataset.
Dataset, July, 2020
Proceedings of the 27th International Conference on Mixed Design of Integrated Circuits and System, 2020
2019
IEEE Trans. Comput. Soc. Syst., 2019
Insights from BB-MAS - A Large Dataset for Typing, Gait and Swipes of the Same Person on Desktop, Tablet and Phone.
CoRR, 2019
Improving Dual-Slope A/D Converter with Noise-Shaping and Digital Filtering Techniques.
Proceedings of the 26th International Conference on Mixed Design of Integrated Circuits and Systems, 2019
2018
Proceedings of the 25th International Conference "Mixed Design of Integrated Circuits and System", 2018
2016
Proceedings of the 2016 MIXDES, 2016
2015
Appl. Math. Comput., 2015
Asphalt surfaced pavement cracks detection based on histograms of oriented gradients.
Proceedings of the 22nd International Conference Mixed Design of Integrated Circuits & Systems, 2015
2014
Design automation of a lossless multiport network and its application to image filtering.
Expert Syst. Appl., 2014
Proceedings of the 21st International Conference Mixed Design of Integrated Circuits and Systems, 2014
2013
Automated design of Switched Current Sigma-Delta Modulator with a new comparator structure.
Proceedings of the 20th International Conference Mixed Design of Integrated Circuits and Systems, 2013
2012
Int. J. Circuit Theory Appl., 2012
2011
Multim. Tools Appl., 2011
2009
Improved clock-phase generator based on self-biased CMOS logic for time-interleaved SC circuits.
Proceedings of the 16th IEEE International Conference on Electronics, 2009
2007
Proceedings of the 15th European Signal Processing Conference, 2007
2006
Proceedings of the Fifth International Conference on Parallel Computing in Electrical Engineering (PARELEC 2006), 2006
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006
2004
A/D converter based on a new memory cell implemented using the switched current technique.
Microelectron. Reliab., 2004
1995
Int. J. Circuit Theory Appl., 1995