Paul M. Heysters

According to our database1, Paul M. Heysters authored at least 23 papers between 2000 and 2008.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2008
Towards Software Defined Radios Using Coarse-Grained Reconfigurable Hardware.
IEEE Trans. Very Large Scale Integr. Syst., 2008

2007
The Chameleon Architecture for Streaming DSP Applications.
EURASIP J. Embed. Syst., 2007

2006
IP Reuse for Flexible & Efficient DSP Platform Chips.
Proceedings of the International Symposium on System-on-Chip, 2006

Reconfigurable Turbo/Viterbi Channel Decoder in the Coarse-Grained Montium Architecture.
Proceedings of the 2006 International Conference on Engineering of Reconfigurable Systems & Algorithms, 2006

Coarse-Grained Reconfigurable Computing for Power Aware Applications.
Proceedings of the 2006 International Conference on Engineering of Reconfigurable Systems & Algorithms, 2006

The Era of Reconfigurable Computing.
Proceedings of the 2006 International Conference on Engineering of Reconfigurable Systems & Algorithms, 2006

Hydra: An Energy-efficient and Reconfigurable Network Interface.
Proceedings of the 2006 International Conference on Engineering of Reconfigurable Systems & Algorithms, 2006

Efficient architectures for streaming applications.
Proceedings of the Dynamically Reconfigurable Architectures, 02.04. - 07.04.2006, 2006

2004
Mapping Wireless Communication Algorithms onto a Reconfigurable Architecture.
J. Supercomput., 2004

Lessons learned from designing the MONTIUM - a coarse-grained reconfigurable processing tile.
Proceedings of the 2004 International Symposium on System-on-Chip, 2004

Implementation of a HiperLAN/2 Receiver on the Reconfigurable Montium Architecture.
Proceedings of the 18th International Parallel and Distributed Processing Symposium (IPDPS 2004), 2004

Overview of the Tool-flow for the Montium Processor Tile.
Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, 2004

Energy-Efficiency of the MONTIUM Reconfigurable Tile Processor.
Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, 2004

2003
A Flexible and Energy-Efficient Coarse-Grained Reconfigurable Architecture for Mobile Systems.
J. Supercomput., 2003

A graph covering algorithm for a coarse grain reconfigurable system.
Proceedings of the 2003 Conference on Languages, 2003

Template Generation and Selection Algorithms.
Proceedings of the 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications (IWSOC'03), 30 June, 2003

Mapping of DSP Algorithms on the MONTIUM Architecture.
Proceedings of the 17th International Parallel and Distributed Processing Symposium (IPDPS 2003), 2003

Mapping Wireless Communication Algorithms to a Reconfigurable Architecture.
Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, June 23, 2003

Montium - Balancing between Energy-Efficiency, Flexibility and Performance.
Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, June 23, 2003

Mapping Applications to a Coarse Grain Reconfigurable System.
Proceedings of the Advances in Computer Systems Architecture, 2003

2002
Dynamic Reconfiguration in Mobile Systems.
Proceedings of the Field-Programmable Logic and Applications, 2002

2001
Energy Management for Dynamically Reconfigurable Heterogeneous Mobile Systems.
Proceedings of the 15th International Parallel & Distributed Processing Symposium (IPDPS-01), 2001

2000
Mapping of DSP Algorithms on Field Programmable Function Arrays.
Proceedings of the Field-Programmable Logic and Applications, 2000


  Loading...