Paul G. A. Jespers
According to our database1,
Paul G. A. Jespers
authored at least 26 papers
between 1962 and 2015.
Collaborative distances:
Collaborative distances:
Awards
IEEE Fellow
IEEE Fellow 1982, "For leadership in microelectronics research, development, and education.".
Timeline
1965
1970
1975
1980
1985
1990
1995
2000
2005
2010
2015
0
1
2
3
4
5
1
1
2
1
1
2
3
1
1
1
2
1
1
1
2
1
1
2
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2015
Calculation of MOSFET distortion using the transconductance-to-current ratio (gm/ID).
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015
2008
Modeling, Evaluation, and Comparison of CRZ and RSD Redundant Architectures for Two-Step A/D Converters.
IEEE Trans. Circuits Syst. I Regul. Pap., 2008
Proceedings of the 21st Annual Symposium on Integrated Circuits and Systems Design, 2008
Proceedings of the 18th ACM Great Lakes Symposium on VLSI 2008, 2008
2007
Proceedings of the 14th IEEE International Conference on Electronics, 2007
2006
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006
2003
Design of analog fuzzy logic controllers in CMOS technologies - implementation, test and application.
Kluwer, 2003
2002
Proceedings of the Integrated Circuit Design. Power and Timing Modeling, 2002
2001
On Designing Mixed-Signal Fuzzy Logic Controllers as Embedded Subsystems in Standard CMOS Technologies.
Proceedings of the 14th Annual Symposium on Integrated Circuits and Systems Design, 2001
Embedded fuzzy control for automatic channel equalization after digital transmissions.
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001
2000
A 5.26 Mflips programmable analogue fuzzy logic controller in a standard CMOS 2.4 μ technology.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000
1997
Improved synthesis of gain-boosted regulated-cascode CMOS stages using symbolic analysis and gm/ID methodology.
IEEE J. Solid State Circuits, 1997
1996
A g<sub>m</sub>/I<sub>D</sub> based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA.
IEEE J. Solid State Circuits, 1996
IEEE J. Solid State Circuits, 1996
1994
IEEE J. Solid State Circuits, August, 1994
1993
IEEE Trans. Neural Networks, 1993
1991
Proceedings of the Artificial Neural Networks, 1991
1989
Neural networks for high-storage content-addressable memory: VLSI circuit and learning algorithm.
IEEE J. Solid State Circuits, June, 1989
Proceedings of the Neurocomputing - Algorithms, Architectures and Applications, Proceedings of the NATO Advanced Research Workshop on Neurocomputing Algorithms, Architectures and Applications, Les Arcs, France, February 27, 1989
Proceedings of the Advances in Cryptology, 1989
1988
A class of multiprocessors for real-time image and multidimensional signal processing.
IEEE J. Solid State Circuits, June, 1988
Neural Networks, 1988
Neural Networks, 1988
1980
IEEE Trans. Computers, 1980
1962