Patrice Senn

According to our database1, Patrice Senn authored at least 18 papers between 1988 and 2001.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2001
A new contactless smart card IC using an on-chip antenna and an asynchronous microcontroller.
IEEE J. Solid State Circuits, 2001

1999
Comparison of class A amplifiers for low-power and low-voltage switched capacitor applications.
Proceedings of the 1999 International Symposium on Low Power Electronics and Design, 1999

Digital I/Q demodulation and digital filtering for a DAB receiver.
Proceedings of the 1999 International Symposium on Circuits and Systems, ISCAS 1999, Orlando, Florida, USA, May 30, 1999

Compensation of two-stage operational amplifiers for switched-capacitor applications.
Proceedings of the 6th IEEE International Conference on Electronics, Circuits and Systems, 1999

1998
0.5-μm CMOS circuits for demodulation and decoding of an OFDM-based digital TV signal conforming to the European DVB-T standard.
IEEE J. Solid State Circuits, 1998

A high Q 200 MHz low-power fully integrated bandpass IF filter.
Proceedings of the IEEE 1998 Custom Integrated Circuits Conference, 1998

1997
A 3-V 0.5-μm CMOS A/D audio processor for a microphone array.
IEEE J. Solid State Circuits, 1997

1996
Fast prototyping based on generic and synthesizable VHDL models. A case study: punctured Viterbi decoders.
Proceedings of the Seventh IEEE International Workshop on Rapid System Prototyping (RSP '96), 1996

1995
A fast single-chip implementation of 8192 complex point FFT.
IEEE J. Solid State Circuits, March, 1995

1994
The Design of CMOS Transconductor for High Frequency Continuous-Time Filter Applications.
Proceedings of the 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30, 1994

1993
A low-power 8-b 1 3.5-MHz video CMOS ADC for visiophony ISDN applications.
IEEE J. Solid State Circuits, July, 1993

A novel architecture and design technique for phase-equalized low-sensitivity digital LDI ladder filters.
Proceedings of the IEEE International Conference on Acoustics, 1993

1991
A 130-MHz 8-b CMOS video DAC for HDTV applications.
IEEE J. Solid State Circuits, July, 1991

A general-purpose high-speed equalizer.
IEEE J. Solid State Circuits, March, 1991

A Constraint Based Approach to Automatic Design of Analog Cells.
Proceedings of the 28th Design Automation Conference, 1991

1990
A 54-MHz CMOS programmable video signal processor for HDTV applications.
IEEE J. Solid State Circuits, June, 1990

1988
A 27-MHz digital-to-analog video processor.
IEEE J. Solid State Circuits, December, 1988

A switched-capacitor filter silicon compiler.
IEEE J. Solid State Circuits, February, 1988


  Loading...