Paolo Zicari
Orcid: 0000-0002-9119-9865
According to our database1,
Paolo Zicari
authored at least 24 papers
between 2005 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
Towards Data- and Compute-Efficient Fake-News Detection: An Approach Combining Active Learning and Pre-Trained Language Models.
SN Comput. Sci., June, 2024
Dawn of LLM4Cyber: Current Solutions, Challenges, and New Perspectives in Harnessing LLMs for Cybersecurity.
Proceedings of the Ital-IA Intelligenza Artificiale, 2024
2023
ERCIM News, 2023
Proceedings of the 25th International Conference on Enterprise Information Systems, 2023
2022
Expert Syst. Appl., 2022
2021
Discovering accurate deep learning based predictive models for automatic customer support ticket classification.
Proceedings of the SAC '21: The 36th ACM/SIGAPP Symposium on Applied Computing, 2021
2017
Proceedings of the 2017 IEEE Trustcom/BigDataSE/ICESS, Sydney, Australia, August 1-4, 2017, 2017
2016
Proceedings of the Trust and Trustworthy Computing - 9th International Conference, 2016
2014
Proceedings of the 2014 International Conference on ReConFigurable Computing and FPGAs, 2014
2013
Efficient and high performance FPGA-based rectification architecture for stereo vision.
Microprocess. Microsystems, 2013
2012
Microprocess. Microsystems, 2012
Proceedings of the 11th International Conference on Information Science, 2012
2010
Exploiting Self-Reconfiguration Capability to Improve SRAM-based FPGA Robustness in Space and Avionics Applications.
ACM Trans. Reconfigurable Technol. Syst., 2010
2009
IEEE Trans. Circuits Syst. II Express Briefs, 2009
An Efficient and Low-Cost Design Methodology to Improve SRAM-Based FPGA Robustness in Space and Avionics Applications.
Proceedings of the Reconfigurable Computing: Architectures, 2009
2008
A programmable carrier phase independent symbol timing recovery circuit for QPSK/OQPSK signals.
Microprocess. Microsystems, 2008
Microprocess. Microsystems, 2008
2007
An efficient and optimized FPGA Feedback M-PSK Symbol Timing Recovery Architecture based on the Gardner Timing Error Detector.
Proceedings of the Tenth Euromicro Conference on Digital System Design: Architectures, 2007
2006
Proceedings of the 13th IEEE International Conference on Electronics, 2006
Proceedings of the 13th IEEE International Conference on Electronics, 2006
2005
Microprocess. Microsystems, 2005