Paolo Manfredi

Orcid: 0000-0002-0574-8945

According to our database1, Paolo Manfredi authored at least 18 papers between 2013 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
SPICE-compliant load flow analysis of power distribution networks with behavioral loads.
Int. J. Circuit Theory Appl., April, 2024

Nonparametric formulation of polynomial chaos expansion based on least-square support-vector machines.
Eng. Appl. Artif. Intell., 2024

2022
A Probabilistic Machine Learning Approach for the Uncertainty Quantification of Electronic Circuits Based on Gaussian Process Regression.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022

2021
Fast Stochastic Surrogate Modeling via Rational Polynomial Chaos Expansions and Principal Component Analysis.
IEEE Access, 2021

Dimensionality reduction for the on-chip integration of advanced photonic devices and functionalities.
Proceedings of the European Conference on Optical Communication, 2021

2020
A Perturbative Stochastic Galerkin Method for the Uncertainty Quantification of Linear Circuits.
IEEE Trans. Circuits Syst. I Regul. Pap., 2020

Rational Polynomial Chaos Expansions for the Stochastic Macromodeling of Network Responses.
IEEE Trans. Circuits Syst. I Regul. Pap., 2020

A Data Compression Strategy for the Efficient Uncertainty Quantification of Time-Domain Circuit Responses.
IEEE Access, 2020

2018
MIMO Time-Domain Equalization for High-Speed Continuous Transmission Under Channel Variability.
IEEE Trans. Commun., 2018

Self-Validated Time-Domain Analysis of Linear Systems With Bounded Uncertain Parameters.
IEEE Trans. Circuits Syst. II Express Briefs, 2018

On Partial Response Signaling for MIMO Equalization on Multi-Gbit/s Electrical Interconnects.
Proceedings of the 26th European Signal Processing Conference, 2018

2017
Equalization of multi-Gb/s chip-to-chip interconnects affected by manufacturing tolerances.
Comput. Electr. Eng., 2017

MIMO Equalization for Multi-Gbit/s Access Nodes Affected by Manufacturing Tolerances.
Proceedings of the 2017 IEEE Global Communications Conference, 2017

2016
Steady-State Analysis of Switching Converters via Frequency-Domain Circuit Equivalents.
IEEE Trans. Circuits Syst. II Express Briefs, 2016

Combined Parametric and Worst Case Circuit Analysis via Taylor Models.
IEEE Trans. Circuits Syst. I Regul. Pap., 2016

MMSE equalization of multi-Gb/s chip-to-chip interconnects with M-PAM signaling affected by manufacturing tolerances.
Proceedings of the Symposium on Communications and Vehicular Technologies, 2016

2014
Stochastic Modeling of Nonlinear Circuits via SPICE-Compatible Spectral Equivalents.
IEEE Trans. Circuits Syst. I Regul. Pap., 2014

2013
On the Passivity of Polynomial Chaos-Based Augmented Models for Stochastic Circuits.
IEEE Trans. Circuits Syst. I Regul. Pap., 2013


  Loading...