Paolo Crovetti

Orcid: 0000-0002-2484-1686

According to our database1, Paolo Crovetti authored at least 62 papers between 2001 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
Modeling and Design of a Zero-Voltage Switching Battery Charger for Photovoltaic Applications.
IEEE Access, 2024

The Digital-Based Operational Transconductance Amplifier: Evolution and Perspective.
Proceedings of the 37th SBC/SBMicro/IEEE Symposium on Integrated Circuits and Systems Design, 2024

Efficient Saturation Control for Fully Differential Integrator in Continuous-Time Sigma-Delta Modulators.
Proceedings of the 19th Conference on Ph.D Research in Microelectronics and Electronics, 2024

A Rail-to-Rail Ultra-Low Power OTA Based on a Hybrid Nauta-DIGOTA Topology.
Proceedings of the 19th Conference on Ph.D Research in Microelectronics and Electronics, 2024

2023
A Novel Digital OTA Topology With 66-dB DC Gain and 12.3-kHz Bandwidth.
IEEE Trans. Circuits Syst. II Express Briefs, November, 2023

A 28-nm 368-fJ/Cycle, 0.43%/V Supply-Sensitivity, FLL-Based RC Oscillator Featuring Positive-TC-Only Resistors and ΔΣM-Based Trimming.
IEEE Trans. Circuits Syst. II Express Briefs, November, 2023

A 6-to-38Gb/s capture-range bang-bang clock and data recovery circuit with deliberate-current-mismatch frequency detection and interpolation-based multiphase clock generation.
Int. J. Circuit Theory Appl., May, 2023

Capacitance-to-Digital Converter for Harvested Systems Down to 0.3 V With No Trimming, Reference, and Voltage Regulation.
IEEE Trans. Circuits Syst. I Regul. Pap., April, 2023

pMOS-only pW-power voltage reference with sub-10 ppm/°C trimmed temperature coefficient and sub-100 ppm/V line sensitivity.
Int. J. Circuit Theory Appl., 2023

NEUROPULS: NEUROmorphic energy-efficient secure accelerators based on Phase change materials aUgmented siLicon photonicS.
CoRR, 2023

Limit-Cycle Free, Digitally-Controlled Boost Converter Based on DDPWM.
IEEE Access, 2023

A 880 nW, 100 kS/s, 13 bit Differential Relaxation-DAC in 180 nm.
Proceedings of the 18th Conference on Ph.D Research in Microelectronics and Electronics, 2023

A Novel Quasi-Resonant Battery Charger for Photovoltaic Applications.
Proceedings of the 20th IEEE International Conference on Smart Technologies, 2023


2022
Correction: Zhang et al. A 7.4-Bit ENOB 600 MS/s FPGA-Based Online Calibrated Slope ADC without External Components. Sensors 2022, 22, 5852.
Sensors, 2022

A 7.4-Bit ENOB 600 MS/s FPGA-Based Online Calibrated Slope ADC without External Components.
Sensors, 2022

Low-Voltage, Low-Area, nW-Power CMOS Digital-Based Biosignal Amplifier.
IEEE Access, 2022

Software-Defined DDPM Modulators for D/A Conversion by General-Purpose Microcontrollers.
IEEE Access, 2022

Conversion Time-Power Tradeoff in Capacitance-to-Digital Converters with Dual-Mode Logic.
Proceedings of the 35th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design, 2022

Emerging Relaxation and DDPM D/A Converters: Overview and Perspectives.
Proceedings of the 65th IEEE International Midwest Symposium on Circuits and Systems, 2022

Relaxation Digital-to-Analog Converter with Radix-based Digital Correction.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022

Design of an Analog and of a Digital-Based OTA in Flexible Integrated Circuit Technology.
Proceedings of the 29th IEEE International Conference on Electronics, Circuits and Systems, 2022

A 0.01mm<sup>2</sup>, 0.4V-VDD, 4.5nW-Power DC-Coupled Digital Acquisition Front-End Based on Time-Multiplexed Digital Differential Amplification.
Proceedings of the 48th IEEE European Solid State Circuits Conference, 2022

DDPMnet: All-Digital Pulse Density-Based DNN Architecture with 228 Gate Equivalents/MAC Unit, 28-TOPS/W and 1.5-TOPS/mm2 in 40nm.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2022

Direct Digital Sensing Potentiostat targeting Body-Dust.
Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2022

2021
Re-Thinking Analog Integrated Circuits in Digital Terms: A New Design Concept for the IoT Era.
IEEE Trans. Circuits Syst. II Express Briefs, 2021

A 300mV-Supply, Sub-nW-Power Digital-Based Operational Transconductance Amplifier.
IEEE Trans. Circuits Syst. II Express Briefs, 2021

Rail-to-Rail Dynamic Voltage Comparator Scalable Down to pW-Range Power and 0.15-V Supply.
IEEE Trans. Circuits Syst. II Express Briefs, 2021

Design of Digital OTAs With Operation Down to 0.3 V and nW Power for Direct Harvesting.
IEEE Trans. Circuits Syst. I Regul. Pap., 2021

FPGA-Based Relaxation D/A Converters With Parasitics-Induced Error Suppression and Digital Self-Calibration.
IEEE Trans. Circuits Syst. I Regul. Pap., 2021

A 300mV-Supply, 144nW-Power, 0.03mm<sup>2</sup>-Area, 0.2-PEF Digital-Based Biomedical Signal Amplifier in 180nm CMOS.
Proceedings of the IEEE International Symposium on Medical Measurements and Applications, 2021

Capacitance-to-Digital Converter for Operation Under Uncertain Harvested Voltage down to 0.3V with No Trimming, Reference and Voltage Regulation.
Proceedings of the IEEE International Solid-State Circuits Conference, 2021

2020
Fully Synthesizable Low-Area Analogue-to-Digital Converters With Minimal Design Effort Based on the Dyadic Digital Pulse Modulation.
IEEE Access, 2020

Relaxation Digital-to-Analog Converter with Foreground Digital Self-Calibration.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020

2019
Editorial TVLSI Positioning - Continuing and Accelerating an Upward Trajectory.
IEEE Trans. Very Large Scale Integr. Syst., 2019

A 0.3-1.2 V Schottky-Based CMOS ZTC Voltage Reference.
IEEE Trans. Circuits Syst. II Express Briefs, 2019

Fully Synthesizable Low-Area Digital-to-Analog Converter With Graceful Degradation and Dynamic Power-Resolution Scaling.
IEEE Trans. Circuits Syst. I Regul. Pap., 2019

A pW-Power Hz-Range Oscillator Operating With a 0.3-1.8-V Unregulated Supply.
IEEE J. Solid State Circuits, 2019

Interference of Spread-Spectrum Modulated Disturbances on Digital Communication Channels.
IEEE Access, 2019

Standard Cell-Based Ultra-Compact DACs in 40-nm CMOS.
IEEE Access, 2019

A 300mV-Supply Standard-Cell-Based OTA with Digital PWM Offset Calibration.
Proceedings of the 2019 IEEE Nordic Circuits and Systems Conference, 2019

Wake-Up Oscillators with pW Power Consumption in Dynamic Leakage Suppression Logic.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019

A 300mV-Supply, 2nW-Power, 80pF-Load CMOS Digital-Based OTA for IoT Interfaces.
Proceedings of the 26th IEEE International Conference on Electronics, Circuits and Systems, 2019

Fully-Synthesizable Current-Input ADCs for Ultra-Low Area and Minimal Design Effort.
Proceedings of the 26th IEEE International Conference on Electronics, Circuits and Systems, 2019

Minimum-Effort Design of Ultra-Low Power Interfaces for the Internet of Things.
Proceedings of the 26th IEEE International Conference on Electronics, Circuits and Systems, 2019

Design of Relaxation Digital-to-Analog Converters for Internet of Things Applications in 40nm CMOS.
Proceedings of the 2019 IEEE Asia Pacific Conference on Circuits and Systems, 2019

2018
A Sub-Leakage PW-Power HZ-Range Relaxation Oscillator Operating with 0.3V-1.8V Unregulated Supply.
Proceedings of the 2018 IEEE Symposium on VLSI Circuits, 2018

Interference of Spread-Spectrum Switching-Mode Power Converters and Low-Frequency Digital Lines.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

Fully Synthesizable, Rail-to-Rail Dynamic Voltage Comparator for Operation down to 0.3 V.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

2017
All-Digital High Resolution D/A Conversion by Dyadic Digital Pulse Modulation.
IEEE Trans. Circuits Syst. I Regul. Pap., 2017

2015
A Digital-Based Virtual Voltage Reference.
IEEE Trans. Circuits Syst. I Regul. Pap., 2015

2013
A Digital-Based Analog Differential Circuit.
IEEE Trans. Circuits Syst. I Regul. Pap., 2013

2011
A Critical Assessment of the Closed-Loop Bulk Current Injection Immunity Test Performed in Compliance With ISO 11452-4.
IEEE Trans. Instrum. Meas., 2011

Finite Common-Mode Rejection in Fully Differential Nonlinear Circuits.
IEEE Trans. Circuits Syst. II Express Briefs, 2011

2008
Efficient BEM-based substrate network extraction in silicon SoCs.
Microelectron. J., 2008

2007
Compact, very low voltage, temperature-independent reference circuit.
IET Circuits Devices Syst., 2007

2006
RFI-induced distortion in switched-capacitor circuits.
IEEE Trans. Circuits Syst. I Regul. Pap., 2006

2005
A new compact temperature-compensated CMOS current reference.
IEEE Trans. Circuits Syst. II Express Briefs, 2005

Nonlinear effects of RF interference in SC circuits.
Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005

2004
Design of analog integrated circuits robust to RF interference.
PhD thesis, 2004

Investigation on RFI effects in bandgap voltage references.
Microelectron. J., 2004

2001
Nonlinear effects of RF interference in MOS operational amplifiers.
Proceedings of the 2001 8th IEEE International Conference on Electronics, 2001


  Loading...