A 65nm 4Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3ns and 55.8TOPS/W fully parallel product-sum operation for binary DNN edge processors.

[BibT_eX]

[DOI]

Win-San Khwa

Jia-Jing Chen

Proceedings of the 2018 IEEE International Solid-State Circuits Conference, 2018

Reliability perspective of resistive synaptic devices on the neuromorphic system performance.

[BibT_eX]

[DOI]

Pai-Yu Chen

Shimeng Yu

Proceedings of the IEEE International Reliability Physics Symposium, 2018

Fully parallel RRAM synaptic array for implementing binary neural network with (+1, -1) weights and (+1, 0) neurons.

[BibT_eX]

[DOI]

Proceedings of the 23rd Asia and South Pacific Design Automation Conference, 2018

2017

A Multilayer Approach to Designing Energy-Efficient and Reliable ReRAM Cross-Point Array System.

[BibT_eX]

[DOI]

IEEE Trans. Very Large Scale Integr. Syst., 2017

Energy-Efficient Adaptive Computing With Multifunctional Memory.

[BibT_eX]

[DOI]

IEEE Trans. Circuits Syst. II Express Briefs, 2017

Design and optimization of a strong PUF exploiting sneak paths in resistive cross-point array.

[BibT_eX]

[DOI]

Rui Liu

Pai-Yu Chen

Shimeng Yu

Proceedings of the IEEE International Symposium on Circuits and Systems, 2017

2016

Design Tradeoffs of Vertical RRAM-Based 3-D Cross-Point Array.

[BibT_eX]

[DOI]

Pai-Yu Chen

Zhiwei Li

Shimeng Yu

IEEE Trans. Very Large Scale Integr. Syst., 2016

Design of Resistive Synaptic Array for Implementing On-Chip Sparse Learning.

[BibT_eX]

[DOI]

Pai-Yu Chen

Ligang Gao

Shimeng Yu

IEEE Trans. Multi Scale Comput. Syst., 2016

Design of a reliable RRAM-based PUF for compact hardware security primitives.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Symposium on Circuits and Systems, 2016

Partition SRAM and RRAM based synaptic arrays for neuro-inspired computing.

[BibT_eX]

[DOI]

Pai-Yu Chen

Shimeng Yu

Proceedings of the IEEE International Symposium on Circuits and Systems, 2016

Compact oscillation neuron exploiting metal-insulator-transition for neuromorphic computing.

[BibT_eX]

[DOI]

Proceedings of the 35th International Conference on Computer-Aided Design, 2016

Security Primitive Design with Nanoscale Devices: A Case Study with Resistive RAM.

[BibT_eX]

[DOI]

Proceedings of the 26th edition on Great Lakes Symposium on VLSI, 2016

MNSIM: Simulation platform for memristor-based neuromorphic computing system.

[BibT_eX]

[DOI]

Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition, 2016

2015

Parallel Architecture With Resistive Crosspoint Array for Dictionary Learning Acceleration.

[BibT_eX]

[DOI]

IEEE J. Emerg. Sel. Topics Circuits Syst., 2015

Scaling 2-layer RRAM cross-point array towards 10 nm node: A device-circuit co-design.

[BibT_eX]

[DOI]

Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015

Mitigating Effects of Non-ideal Synaptic Device Characteristics for On-chip Learning.

[BibT_eX]

[DOI]

Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 2015

Exploiting resistive cross-point array for compact design of physical unclonable function.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust, 2015

Technology-design co-optimization of resistive cross-point array for accelerating learning algorithms on chip.

[BibT_eX]

[DOI]

Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, 2015

2014

Architecting 3D vertical resistive memory for next-generation storage systems.

[BibT_eX]

[DOI]

Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 2014

Neurophysics-inspired parallel architecture with resistive crosspoint array for dictionary learning.

[BibT_eX]

[DOI]

Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2014

Parallel Programming of Resistive Cross-point Array for Synaptic Plasticity.

[BibT_eX]

[DOI]

Proceedings of the 5th Annual International Conference on Biologically Inspired Cognitive Architectures, 2014

Pai-Yu Chen

Timeline

Legend:

Links

On csauthors.net:

Bibliography

Loading...