Olivier Sentieys
Orcid: 0000-0003-4334-6418
According to our database1,
Olivier Sentieys
authored at least 233 papers
between 1993 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
Combining Weight Approximation, Sharing and Retraining for Neural Network Model Compression.
ACM Trans. Embed. Comput. Syst., November, 2024
Lightweight Hardware-Based Cache Side-Channel Attack Detection for Edge Devices (Edge-CaSCADe).
ACM Trans. Embed. Comput. Syst., July, 2024
A Hard-Label Cryptanalytic Extraction of Non-Fully Connected Deep Neural Networks using Side-Channel Attacks.
IACR Cryptol. ePrint Arch., 2024
A Hardware Instruction Generation Mechanism for Energy-Efficient Computational Memories.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024
Proceedings of the IEEE European Test Symposium, 2024
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2024
Cross-Layer Reliability Evaluation and Efficient Hardening of Large Vision Transformers Models.
Proceedings of the 61st ACM/IEEE Design Automation Conference, 2024
Proceedings of the Constructive Side-Channel Analysis and Secure Design, 2024
Proceedings of the International Conference on Compilers, 2024
Proceedings of the 6th IEEE International Conference on AI Circuits and Systems, 2024
Proceedings of the 6th IEEE International Conference on AI Circuits and Systems, 2024
2023
IEEE Trans. Very Large Scale Integr. Syst., November, 2023
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., July, 2023
CoRR, 2023
harDNNing: a machine-learning-based framework for fault tolerance assessment and protection of DNNs.
Proceedings of the IEEE European Test Symposium, 2023
Impact of Transient Faults on Timing Behavior and Mitigation with Near-Zero WCET Overhead.
Proceedings of the 35th Euromicro Conference on Real-Time Systems, 2023
Design with low complexity fine-grained Dual Core Lock-Step (DCLS) RISC-V processors.
Proceedings of the 53rd Annual IEEE/IFIP International Conference on Dependable Systems and Networks, 2023
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2023
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2023
When Side-Channel Attacks Break the Black-Box Property of Embedded Artificial Intelligence.
Proceedings of the 16th ACM Workshop on Artificial Intelligence and Security, 2023
2022
Microprocess. Microsystems, September, 2022
Evaluating the Impact of Mixed-Precision on Fault Propagation for Deep Neural Networks on GPUs.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2022
Proceedings of the 28th IEEE International Symposium on On-Line Testing and Robust System Design, 2022
Proceedings of the 28th IEEE International Symposium on On-Line Testing and Robust System Design, 2022
Proceedings of the International Conference on Field-Programmable Technology, 2022
Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition, 2022
Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition Workshops, 2022
2021
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2021
IEEE Internet Things J., 2021
ACM Comput. Surv., 2021
Proceedings of the 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2021
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2021
2020
Energy-driven design space exploration of tiling-based accelerators for heterogeneous multiprocessor architectures.
Microprocess. Microsystems, 2020
Proceedings of the 2020 IEEE Computer Society Annual Symposium on VLSI, 2020
Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition, 2020
2019
Proceedings of the IEEE Sensors Applications Symposium, 2019
Proceedings of the 13th IEEE/ACM International Symposium on Networks-on-Chip, 2019
Adaptive Transceiver for Wireless NoC to Enhance Multicast/Unicast Communication Scenarios.
Proceedings of the 2019 IEEE Computer Society Annual Symposium on VLSI, 2019
What You Simulate Is What You Synthesize: Designing a Processor Core from C++ Specifications.
Proceedings of the International Conference on Computer-Aided Design, 2019
Fine-Grained Hardware Mitigation for Multiple Long-Duration Transients on VLIW Function Units.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2019
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2019
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2019
Proceedings of the 2019 Conference on Design and Architectures for Signal and Image Processing, 2019
Error Analysis of the Square Root Operation for the Purpose of Precision Tuning: A Case Study on K-means.
Proceedings of the 30th IEEE International Conference on Application-specific Systems, 2019
2018
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2018
Photonic Netw. Commun., 2018
Offline Optimization of Wavelength Allocation and Laser Power in Nanophotonic Interconnects.
ACM J. Emerg. Technol. Comput. Syst., 2018
Controllable QoS for Imprecise Computation Tasks on DVFS Multicores With Time and Energy Constraints.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2018
A Diversity Scheme to Enhance the Reliability of Wireless NoC in Multipath Channel Environment.
Proceedings of the Twelfth IEEE/ACM International Symposium on Networks-on-Chip, 2018
Zyggie: A Wireless Body Area Network platform for indoor positioning and motion tracking.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018
Proceedings of the Conference on Design of Circuits and Integrated Systems, 2018
2017
JOCN, 2017
Customizing fixed-point and floating-point arithmetic - A case study in K-means clustering.
Proceedings of the 2017 IEEE International Workshop on Signal Processing Systems, 2017
Implications of Reduced-Precision Computations in HPC: Performance, Energy and Error.
Proceedings of the Parallel Computing is Everywhere, 2017
Run-time Instruction Replication for permanent and soft error mitigation in VLIW processors.
Proceedings of the 15th IEEE International New Circuits and Systems Conference, 2017
Proceedings of the 2017 IEEE Computer Society Annual Symposium on VLSI, 2017
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017
Proceedings of the 24th IEEE International Conference on Electronics, Circuits and Systems, 2017
Proceedings of the 2017 IEEE International Conference on Computer Design, 2017
Proceedings of the 25th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2017
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2017
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2017
The hidden cost of functional approximation against careful data sizing - A case study.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2017
Energy and Performance Trade-off in Nanophotonic Interconnects using Coding Techniques.
Proceedings of the 54th Annual Design Automation Conference, 2017
2016
J. Low Power Electron., 2016
A Heuristic Self-Adaptive Medium Access Control for Resource-Constrained WBAN Systems.
IEEE Access, 2016
Bi-harmonic decomposition-based maximum loglikelihood estimator for carrier phase estimation of coherent optical M-QAM.
Proceedings of the Optical Fiber Communications Conference and Exhibition, 2016
Proceedings of the 10th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2016
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2016
Blind adaptive transmitter IQ imbalance compensation in M-QAM optical coherent systems.
Proceedings of the 2016 IEEE International Conference on Communications, 2016
Proceedings of the 26th International Conference on Field Programmable Logic and Applications, 2016
Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition, 2016
2015
Energy-Neutral Design Framework for Supercapacitor-Based Autonomous Wireless Sensor Networks.
ACM J. Emerg. Technol. Comput. Syst., 2015
Designing applications for heterogeneous many-core architectures with the FlexTiles Platform.
Proceedings of the 2015 International Conference on Embedded Computer Systems: Architectures, 2015
Proceedings of the 2015 IEEE International Conference on Pervasive Computing and Communication Workshops, 2015
Nonlinear phase noise reduction for 20-Gbit/s NRZ-QPSK signals using InP on SOI photonic crystal nanocavity.
Proceedings of the Optical Fiber Communications Conference and Exhibition, 2015
Proceedings of the IEEE 13th International New Circuits and Systems Conference, 2015
Power gain estimation of an event-driven wake-up controller dedicated to WSN's microcontroller.
Proceedings of the IEEE 13th International New Circuits and Systems Conference, 2015
Proceedings of the IEEE 9th International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2015
Energy-Aware Computing via Adaptive Precision under Performance Constraints in OFDM Wireless Receivers.
Proceedings of the 2015 IEEE Computer Society Annual Symposium on VLSI, 2015
Proceedings of the 14th International Conference on Information Processing in Sensor Networks, 2015
Joint simple blind IQ imbalance compensation and adaptive equalization for 16-QAM optical communications.
Proceedings of the 2015 IEEE International Conference on Communications, 2015
Proceedings of the 2015 Workshop on Exploiting Silicon Photonics for Energy-Efficient High Performance Computing, 2015
Channel-aware energy optimization of OFDM receivers using dynamic precision scaling in FPGAS.
Proceedings of the 23rd European Signal Processing Conference, 2015
Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, 2015
Proceedings of the 12th IEEE International Conference on Wearable and Implantable Body Sensor Networks, 2015
2014
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2014
Design of the coarse-grained reconfigurable architecture DART with on-line error detection.
Microprocess. Microsystems, 2014
Microprocess. Microsystems, 2014
A frame-based domain-specific language for rapid prototyping of FPGA-based software-defined radios.
EURASIP J. Adv. Signal Process., 2014
Proceedings of the IEEE Wireless Communications and Networking Conference, 2014
A power manager with balanced quality of service for energy-harvesting wireless sensor nodes.
Proceedings of the 2nd International Workshop on Energy Neutral Sensing Systems, 2014
Proceedings of the 16th International Conference on Transparent Optical Networks, 2014
Toward scalable source level accuracy analysis for floating-point to fixed-point conversion.
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 2014
Proceedings of the 24th International Conference on Field Programmable Logic and Applications, 2014
Proceedings of the 22nd IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2014
FPGA Architecture Enhancements to Support Heterogeneous Partially Reconfigurable Regions.
Proceedings of the 22nd IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2014
Proceedings of the 17th Euromicro Conference on Digital System Design, 2014
Proceedings of the 9th International Conference on Cognitive Radio Oriented Wireless Networks and Communications, 2014
2013
Évaluation de la précision en virgule fixe dans le cas des structures conditionnelles.
Tech. Sci. Informatiques, 2013
Microprocess. Microsystems, 2013
On the performance of distributed space-time coded cooperative relay networks based on inter-relay communications.
EURASIP J. Wirel. Commun. Netw., 2013
Proceedings of the 77th IEEE Vehicular Technology Conference, 2013
Proceedings of the 77th IEEE Vehicular Technology Conference, 2013
Proceedings of the 1st International Workshop on Energy Neutral Sensing Systems, 2013
Ultra low power asynchronous MAC protocol using wake-up radio for energy neutral WSN.
Proceedings of the 1st International Workshop on Energy Neutral Sensing Systems, 2013
Proceedings of the 13th IEEE International Working Conference on Source Code Analysis and Manipulation, 2013
Proceedings of the 24th IEEE Annual International Symposium on Personal, 2013
Proceedings of the 24th IEEE Annual International Symposium on Personal, 2013
Proceedings of the IEEE 56th International Midwest Symposium on Circuits and Systems, 2013
Proceedings of the International Conference on Computing, Networking and Communications, 2013
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 2013
Proceedings of IEEE International Conference on Communications, 2013
A low-latency and energy-efficient MAC protocol for cooperative wireless sensor networks.
Proceedings of the 2013 IEEE Global Communications Conference, 2013
Component-Level Datapath Merging in System-Level Design of Wireless Sensor Node Controllers for FPGA-Based Implementations.
Proceedings of the 2013 Euromicro Conference on Digital System Design, 2013
Proceedings of the ARCS 2013, 2013
Prototyping an Energy Harvesting Wireless Sensor Network Application Using HarvWSNet.
Proceedings of the ARCS 2013, 2013
On the Energy Savings of Adaptive Transmit Power for Wireless Sensor Networks Radio Transceivers.
Proceedings of the ARCS 2013, 2013
2012
ACM Trans. Design Autom. Electr. Syst., 2012
Analytical Approach for Numerical Accuracy Estimation of Fixed-Point Systems Based on Smooth Operations.
IEEE Trans. Circuits Syst. I Regul. Pap., 2012
IEEE Trans. Circuits Syst. II Express Briefs, 2012
J. Electr. Comput. Eng., 2012
IEEE J. Emerg. Sel. Topics Circuits Syst., 2012
EURASIP J. Adv. Signal Process., 2012
Ad Hoc Networks, 2012
Towards future adaptive multiprocessor systems-on-chip: An innovative approach for flexible architectures.
Proceedings of the 2012 International Conference on Embedded Computer Systems: Architectures, 2012
Proceedings of the 2012 International Conference on Embedded Computer Systems: Architectures, 2012
A flexible approach for compiling scilab to reconfigurable multi-core embedded systems.
Proceedings of the 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), 2012
Proceedings of the 2012 International Conference on Reconfigurable Computing and FPGAs, 2012
Proceedings of the 2012 International Symposium on Wireless Communication Systems (ISWCS), 2012
Proceedings of the 2012 IEEE International Conference on Green Computing and Communications, 2012
Proceedings of the 15th Euromicro Conference on Digital System Design, 2012
Proceedings of the 2012 Conference on Design and Architectures for Signal and Image Processing, 2012
Proceedings of the 2012 Conference on Design and Architectures for Signal and Image Processing, 2012
Proceedings of the 49th Annual Design Automation Conference 2012, 2012
A Compilation- and Simulation-Oriented Architecture Description Language for Multicore Systems.
Proceedings of the 15th IEEE International Conference on Computational Science and Engineering, 2012
Proceedings of the 2012 Ninth International Conference on Wearable and Implantable Body Sensor Networks, 2012
2011
Energy-Efficient Cooperative Techniques for Infrastructure-to-Vehicle Communications.
IEEE Trans. Intell. Transp. Syst., 2011
SIGARCH Comput. Archit. News, 2011
Real-time scheduling on heterogeneous system-on-chip architectures using an optimised artificial neural network.
J. Syst. Archit., 2011
A Polynomial Based Approach to Wakeup Time and Energy Estimation in Power-Gated Logic Clusters.
J. Low Power Electron., 2011
Lower Bound of Energy-Latency Tradeoff of Opportunistic Routing in Multihop Networks.
EURASIP J. Wirel. Commun. Netw., 2011
EURASIP J. Embed. Syst., 2011
Proceedings of the 2011 IEEE Wireless Communications and Networking Conference, 2011
Proceedings of the VLSI Design 2011: 24th International Conference on VLSI Design, 2011
Proceedings of the 6th International Workshop on Reconfigurable Communication-centric Systems-on-Chip, 2011
Parallel Evaluation of Hopfield Neural Networks.
Proceedings of the NCTA 2011, 2011
Proceedings of the 19th European Signal Processing Conference, 2011
Proceedings of the 19th European Signal Processing Conference, 2011
Proceedings of the 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2011
Proceedings of the 2011 Conference on Design and Architectures for Signal and Image Processing, 2011
Proceedings of the 2011 IEEE Consumer Communications and Networking Conference, 2011
Proceedings of the ARCS 2011, 2011
2010
Designing Efficient Codecs for Bus-Invert Berger Code for Fully Asymmetric Communication.
IEEE Trans. Circuits Syst. II Express Briefs, 2010
Microelectron. J., 2010
Spatial Switching Data Coding Technique Analysis and Improvements for Interconnect Power Consumption Optimization.
J. Low Power Electron., 2010
IEEE Commun. Lett., 2010
Proceedings of the 71st IEEE Vehicular Technology Conference, 2010
A Hierarchical Methodology for Word-Length Optimization of Signal Processing Systems.
Proceedings of the VLSI Design 2010: 23rd International Conference on VLSI Design, 2010
Proceedings of the 11th International Symposium on Quality of Electronic Design (ISQED 2010), 2010
Proceedings of the 2010 International Conference on Computer-Aided Design, 2010
Proceedings of the IEEE International Conference on Acoustics, 2010
Estimating frequency characteristics of quantization noise for performance evaluation of fixed point systems.
Proceedings of the 18th European Signal Processing Conference, 2010
Proceedings of the 18th European Signal Processing Conference, 2010
Proceedings of the 13th Euromicro Conference on Digital System Design, 2010
Proceedings of the 2010 Conference on Design & Architectures for Signal & Image Processing, 2010
Proceedings of the 2010 Conference on Design & Architectures for Signal & Image Processing, 2010
A complete design-flow for the generation of ultra low-power WSN node architectures based on micro-tasking.
Proceedings of the 47th Design Automation Conference, 2010
Proceedings of the ARCS '10, 2010
2009
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2009
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2009), 2009
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2009), 2009
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2009), 2009
Proceedings of IEEE International Conference on Communications, 2009
Proceedings of the 17th European Signal Processing Conference, 2009
Proceedings of the 12th Euromicro Conference on Digital System Design, 2009
Proceedings of the Reconfigurable Computing: Architectures, 2009
2008
Structure mémoire reconfigurable. Vers une structure de stockage faible consommation.
Tech. Sci. Informatiques, 2008
IEEE Trans. Circuits Syst. I Regul. Pap., 2008
EURASIP J. Embed. Syst., 2008
EURASIP J. Embed. Syst., 2008
Efficient Space Time Combination Technique for Unsynchronized Cooperative Miso Transmission.
Proceedings of the 67th IEEE Vehicular Technology Conference, 2008
Proceedings of the 21st Annual Symposium on Integrated Circuits and Systems Design, 2008
Novel Cross-Transition Elimination Technique Improving Delay and Power Consumption for On-Chip Buses.
Proceedings of the Integrated Circuit and System Design. Power and Timing Modeling, 2008
Impact of Transmission Synchronization Error and Cooperative Reception Techniques on the Performance of Cooperative MIMO Systems.
Proceedings of IEEE International Conference on Communications, 2008
Proceedings of the IEEE International Conference on Computer-Aided Control Systems, 2008
2007
Proceedings of the 65th IEEE Vehicular Technology Conference, 2007
Proceedings of the International Joint Conference on Neural Networks, 2007
Proceedings of the 15th European Signal Processing Conference, 2007
Roundoff noise analysis of finite wordlength realizations with the implicit state-space framework.
Proceedings of the 15th European Signal Processing Conference, 2007
Proceedings of the 15th European Signal Processing Conference, 2007
Proceedings of the Architecture of Computing Systems, 2007
About the Importance of Operation Grouping Procedures for Multiple Word-Length Architecture Optimizations.
Proceedings of the Reconfigurable Computing: Architectures, 2007
2006
EURASIP J. Adv. Signal Process., 2006
Control Unit for Parallel Embedded System.
Proceedings of the 2nd International Workshop on Reconfigurable Communication-centric Systems-on-Chip, 2006
Proceedings of the 7th International Symposium on Quality of Electronic Design (ISQED 2006), 2006
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006
2005
Co-Design of Massively Parallel Embedded Processor Architectures.
Proceedings of the 1st International Workshop on Reconfigurable Communication-centric Systems-on-Chip, 2005
A low-power and high-speed quaternary interconnection link using efficient converters.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005
Proceedings of the 2005 IEEE International Conference on Acoustics, 2005
2004
Proceedings of the Software and Compilers for Embedded Systems, 8th International Workshop, 2004
Proceedings of the Computer Systems: Architectures, 2004
Proceedings of the 2004 IEEE International Conference on Acoustics, 2004
Proceedings of the 2004 12th European Signal Processing Conference, 2004
2003
Tech. Sci. Informatiques, 2003
Proceedings of the 33rd IEEE International Symposium on Multiple-Valued Logic (ISMVL 2003), 2003
2002
Proceedings of the 3rd International Symposium on Quality of Electronic Design, 2002
DART: A Dynamically Reconfigurable Architecture Dealing with Future Mobile Telecommunications Constraints.
Proceedings of the 16th International Parallel and Distributed Processing Symposium (IPDPS 2002), 2002
Proceedings of the IEEE International Conference on Acoustics, 2002
Mapping future generation mobile telecommunication applications on a dynamically reconfigurable arcidtecture.
Proceedings of the IEEE International Conference on Acoustics, 2002
Proceedings of the Field-Programmable Logic and Applications, 2002
Proceedings of the 11th European Signal Processing Conference, 2002
Proceedings of the 2002 Design, 2002
Proceedings of the International Conference on Compilers, 2002
2001
A Dynamically Reconfigurable Architecture for Low-Power Multimedia Terminals.
Proceedings of the SOC Design Methodologies, 2001
2000
J. VLSI Signal Process., 2000
Teaching hardware/software system codesign using CAD tools: a case study in image synthesis.
IEEE Trans. Educ., 2000
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000
1999
Proceedings of the 1999 International Symposium on Circuits and Systems, ISCAS 1999, Orlando, Florida, USA, May 30, 1999
Proceedings of the 9th Great Lakes Symposium on VLSI (GLS-VLSI '99), 1999
1998
Proceedings of the 9th European Signal Processing Conference, 1998
Proceedings of the 9th European Signal Processing Conference, 1998
1997
VLSI high level synthesis of fast exact least mean square algorithms based on fast FIR filters.
Proceedings of the 1997 IEEE International Conference on Acoustics, 1997
1996
Proceedings of the 8th European Signal Processing Conference, 1996
1994
Proceedings of the Third International Workshop on Hardware/Software Codesign, 1994
1993
Proceedings of the European Design Automation Conference 1993, 1993