Nobuhiro Tomabechi
According to our database1,
Nobuhiro Tomabechi
authored at least 16 papers
between 1986 and 2009.
Collaborative distances:
Collaborative distances:
Timeline
1990
1995
2000
2005
0
1
2
3
4
1
1
1
3
2
1
1
1
1
1
1
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2009
Traveling-salesman game with multiple competitors/cooperators and simultaneous move search algorithm.
Proceedings of the 2009 International IEEE Consumer Electronics Society's Games Innovations Conference, 2009
2005
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005
2002
Design of a high-speed RSA encryption processor based on the residue table for redundant binary numbers.
Syst. Comput. Jpn., 2002
2001
Defect-tolerance design of the high-speed RSA encryption processor with built-in table for residue calculation of redundant binary numbers.
Proceedings of the 2001 8th IEEE International Conference on Electronics, 2001
2000
Design of a WSI scale parallel processor for intelligent robot control based on a dynamic reconfiguration of multi-operand arithmetic units.
Syst. Comput. Jpn., 2000
Design of a high-speed RSA encryption processor with built-in table for residue calculation of redundant binary numbers.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000
1999
Multi-Dimensional Subsystem-Dividing for Yield Enhancement in Defect-Tolerant WSI Systems.
Proceedings of the 14th International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT '99), 1999
1998
Syst. Comput. Jpn., 1998
1997
Syst. Comput. Jpn., 1997
CAI oriented algorithm for Boolean-function minimization based on the ternaryKarnaugh map.
Syst. Comput. Jpn., 1997
The effect of hardware needed for redundant interconnection lines and exchangingswitches on the yield of VLSI chips with redundan.
Syst. Comput. Jpn., 1997
1996
Syst. Comput. Jpn., 1996
Design of a Parallel Processor for Visual Feedback Control Based on the Reconfiguration of Word Length.
J. Robotics Mechatronics, 1996
1991
A defect recovery method for ulsi/ wsi arithmetic operation systems based on residue number systems.
Syst. Comput. Jpn., 1991
1989
Counter-based residue arithmetic circuit for easily testable VLSI digital signal processing systems.
Proceedings of the Computer Design: VLSI in Computers and Processors, 1989
1986
Design of lsi-oriented digital signal processing system Based on Pulse-Train Residue Arithmetic Circuits.
Syst. Comput. Jpn., 1986