Nikolaos D. Zervas
According to our database1,
Nikolaos D. Zervas
authored at least 29 papers
between 1999 and 2006.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2006
Behavioral-Level Performance and Power Exploration of Data-Intensive Applications Mapped on Programmable Processors.
J. VLSI Signal Process., 2006
Power Management Through Dynamic Frequency Scaling for Low and Medium Bit-Rate Digital Receivers.
J. Low Power Electron., 2006
2005
PhD thesis, 2005
Microelectron. J., 2005
2002
Energy Minimization Under Area and Performance Constraints for Multimedia Applications Realized on Embedded Cores.
VLSI Design, 2002
Performance and Power Comparative Study of Discrete Wavelet Transform on Programmable Processors.
Proceedings of the Integrated Circuit Design. Power and Timing Modeling, 2002
Proceedings of the 14th International Conference on Digital Signal Processing, 2002
An efficient VLSI implementation for forward and inverse wavelet transform for JPEG2000.
Proceedings of the 14th International Conference on Digital Signal Processing, 2002
A Code Transformation-Based Methodology for Improving I-Cache Performance of DSP Applications.
Proceedings of the 2002 Design, 2002
2001
IEEE Trans. Circuits Syst. Video Technol., 2001
Memory Hierarchy Optimization of Multimedia Applications on Programmable Embedded Cores 1.
Proceedings of the 2nd International Symposium on Quality of Electronic Design (ISQED 2001), 2001
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001
Power, performance and area exploration of block matching algorithms mapped on programmable processors.
Proceedings of the 2001 International Conference on Image Processing, 2001
Memory hierarchy exploration for low power architectures in embedded multimedia applications.
Proceedings of the 2001 International Conference on Image Processing, 2001
A local wavelet transform implementation versus an optimal row-column algorithm for the 2D multilevel decomposition.
Proceedings of the 2001 International Conference on Image Processing, 2001
Proceedings of the 2001 8th IEEE International Conference on Electronics, 2001
Proceedings of the 2001 8th IEEE International Conference on Electronics, 2001
Power exploration of parallel embedded architectures implementing data-reuse transformations.
Proceedings of the 2001 8th IEEE International Conference on Electronics, 2001
Proceedings of the IEEE International Conference on Acoustics, 2001
Analytical exploration of power efficient data-reuse transformations on multimedia applications.
Proceedings of the IEEE International Conference on Acoustics, 2001
Data and instruction memory exploration of embedded systems for multimedia applications.
Proceedings of the IEEE International Conference on Acoustics, 2001
Proceedings of the IEEE International Conference on Acoustics, 2001
2000
A Specification Refinement Methodology for Power Efficient Partitioning of Data-Dominated Algorithms Within Performance Constraints.
J. VLSI Signal Process., 2000
Reducing Power Consumption through Dynamic Frequency Scaling for a Class of Digital Receivers.
Proceedings of the Integrated Circuit Design, 2000
Proceedings of the Integrated Circuit Design, 2000
Data-Reuse and Parallel Embedded Architectures for Low-Power, Real-Time Multimedia Applications.
Proceedings of the Integrated Circuit Design, 2000
A methodology for the behavioral-level event-driven power management of digital receivers.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000
1999
Proceedings of the 1999 International Symposium on Circuits and Systems, ISCAS 1999, Orlando, Florida, USA, May 30, 1999